World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.

Fabrication of the electric double layer transistor with (La,Pr,Ca)MnO3 nanowall wire channel

    https://doi.org/10.1142/S0217984918400584Cited by:2 (Source: Crossref)
    This article is part of the issue:

    In the scaling down of electronic devices, functional oxides with strongly correlated electron system provide advantages to conventional semiconductors. We report the fabrication of the electric double layer transistor (EDLT) with the (La,Pr,Ca)MnO3 (LPCMO) epitaxial nanowall wire (NW) channel whose width was less than 100 nm. The width controlled LPCMO NWs were fabricated using an original nanofabrication technique: 3D nanotemplate pulsed laser deposition. The LPCMO NW EDLT was produced by employing 80 nm width NWs as channel. The produced LPCMO NW EDLT showed low leakage current. The metal-insulator transition property was successfully modulated by gating effect on the LPCMO NW EDLT.