World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.

A quantum-based ultra-low area nano-architecture for morphological processes

    https://doi.org/10.1142/S0219749924500400Cited by:0 (Source: Crossref)

    A new transistor-less field-coupled nanocomputing (FCN) method for ultra-scale “nanochip” integration is called quantum-dot cellular automata (QCA). Electrostatic repulsion between electrons and the electron tunneling process in quantum dots is employed in QCA to depict digital circuitry. QCA technology is able to achieve higher clock speed, lower occupied chip area, and more energy efficiency than traditional complementary metal-oxide semiconductor (CMOS) technology. Irreversible majority gates are commonly utilized as the main building blocks in the development of QCA circuits. In order to create highly energy-efficient QCA circuits, some research has recently presented digital image processing design strategies that use majority gates as the primary building block. Image processing, which encompasses picture analysis, enhancement, and correction, is used to extract information from images and improve their quality. Among the primary methods for processing images are picture enhancement, restoration, compression, object recognition, and machine vision applications. However, morphological procedures such as dilation and erosion constitute the fundamental component of image processing and are widely applied in practical applications. In this study, QCA-optimized nanostructures are presented for applications in mathematical morphology, serving as erosion and dilation operators. The completed circuit comprises 33 cells and exhibits a temporal delay of approximately 0.75 during each clock cycle. A comparison with the best equivalent nano-architecture demonstrates a significant improvement in cell performance, scalability, and latency.