World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.
https://doi.org/10.1142/9781783264919_0006Cited by:0 (Source: Crossref)
Abstract:

The following sections are included:

  • Synchronous Sequential Systems

    • General sequential system

    • Synchronous sequential systems and software specification

    • Registers

    • Shift register

    • Bidirectional shift register

  • State Machine Design

    • The algorithmic state machine (ASM) method

    • Digital counter design: illustrating aspects of ASM design

      • Basic counter design: ASM charts in practice

      • Gray code counters: ASM implementation minimisation

      • Further counter design: alternative sequences and unused states

      • Minimising sequential logic

      • Implementing counters using T-type bistables

      • Converting a D-type into a JK-type

    • Translating ASM charts into a software specification

  • Further Concepts in Sequential Design

    • Further ASM chart design

    • Other sequential specifications: Moore and Mealy charts

    • A modern view of sequential design

  • Asynchronous Sequential Logic

    • Basic asynchronous counters

    • Positive edge-triggered asynchronous counter

    • Interrupting the count sequence: asynchronous counters Modulus ≠ 2N

  • Concluding Comments and Further Reading

  • Questions