ACE16k: A 128×128 FOCAL PLANE ANALOG PROCESSOR WITH DIGITAL I/O
Abstract
This paper presents a new generation 128×128 Focal-Plane Analog Programmable Array Processor -FPAPAP, from a system level perspective. It has been manufactured in a 0.35μm standard digital 1P-5M CMOS technology. It has been designed to achieve the high-speed and moderate-accuracy -8b- requirements of most real time -early-vision applications. External data interchange and control are completely digital. The chip contains close to four million transistors, 90% of them working in analog mode. It achieves peak computing values of 0.33TeraOPS while keeping power consumption at reasonable limits -82.5GOPS/W. Preliminary experimental results are also provided in the paper.
Remember to check out the Most Cited Articles! |
---|
Check out our titles in neural networks today! |