World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.
https://doi.org/10.1142/S0218126625500513Cited by:0 (Source: Crossref)

This work presents an all-digital time-mode subthreshold temperature sensor for monitoring SoC self-heating problem. The sensor incorporated a low-power differential inverter interlaced cascaded delay cell followed by a gated ring oscillator with different temperature coefficients of 1736.10 and 5880.33 ppm/C, respectively. The differential inverter interlaced cascaded delay cell and XOR gate produce a temperature-dependent large delay pulse, whereas the gated ring oscillator produces temperature-dependent output code for each point of temperature within the delay pulse generated by the differential inverter interlaced cascaded delay cell and XOR. The corresponding temperature code is recorded by an asynchronous counter. At 90-nm CMOS process and 0.6/0.3V supply voltage Vdd, the sensor occupies 0.009mm2 and consumes only 876nW at 27C. The sensor has a sampling rate of 52.16KS/s and the resolution is noted to be 0.40C for a temperature span of 0–100C. Besides, the proposed design achieves a very small energy/conversion of 17 pJ, which ensures 2.72 pJ×C2 and 0.13 nJ%2 resolution FoM and inaccuracy FoM, respectively.

This paper was recommended by Regional Editor Giuseppe Ferri.