Research PaperNo Access

Department of Electronics and Communication Engineering, PSG College of Technology, Peelamedu, Coimbatore 641004, Tamil Nadu, India

E-mail Address: mail.navinkrish@gmail.com

Corresponding author.

Search for more papers by this author

and

M. Santhanalakshmi

https://orcid.org/0000-0001-9363-2055

Department of Electronics and Communication Engineering, PSG College of Technology, Peelamedu, Coimbatore 641004, Tamil Nadu, India

E-mail Address: santhanalakshmisekar@yahoo.co.in

Search for more papers by this author

https://doi.org/10.1142/S0218126625500604Cited by:0 (Source: Crossref)

Abstract

Content Addressable Memories (CAMs) are high-speed hardware lookup tables that are crucial in routing, packet classification, search, and other fast look-up applications. Despite having the advantage of high speed, they have limitations due to their power hungriness. This paper addresses the limitations of existing CAMs with two novel modifications in the proposed Search Line Pre-Charge-Free Low-Power-Content Addressable Memory (SLPFCAM) structure. The first novelty is their gated evaluation matching circuit and the second is a match line pre-charge controller. The proposed design reduces the energy consumption and improves the speed of the CAM by eliminating the SLprecharge phase in the CAM operation. The pre-charge controller prevents the attempt of match line pre-charge when it is not required. The design has been implemented using Cadence Virtuoso in a 90-nm CMOS technology with 1-V supply, and the post-layout simulation results show that the SLPFCAM makes significant improvements with a minimum of 83% less power consumption, a 91% less search delay, and the average energy consumption being 0.765 fJ/bit/search.

This paper was recommended by Regional Editor Emre Salman.

Keywords:

References

1. K. Pagiamtzis and A. Sheikholeslami , Content-addressable memory (CAM) circuits and architectures: A tutorial and survey, IEEE J. Solid-State Circuits 41 (2006) 712–727, https://doi.org/10.1109/JSSC.2005.864128. Crossref, Web of Science, Google Scholar
2. J. Huang and P. Wang , TCAM-based IP address lookup using longest suffix split, IEEE/ACM Trans. Netw. 26 (2018) 976–989, https://doi.org/10.1109/TNET.2018.2815999. Crossref, Web of Science, Google Scholar
3. W. Yu, S. Sivakumar and D. Pao , Pseudo-TCAM: SRAM-based architecture for packet classification in one memory access, IEEE Netw. Lett. 1 (2019) 89–92, https://doi.org/10.1109/LNET.2019.2897934. Crossref, Google Scholar
4. G. Tanaka et al., Spatially arranged sparse recurrent neural networks for energy efficient associative memory, IEEE Trans. Neural Netw. Learn. Syst. 31 (2020) 24–38, https://doi.org/10.1109/TNNLS.2019.2899344. Crossref, Web of Science, Google Scholar
5. M. F. Chang et al., Designs of emerging memory based non-volatile TCAM for Internet-of-Things (IoT) and big-data processing: A 5T2R universal cell, Proc. 2016 IEEE Int. Symp. Circuits and Systems (Quebec, Canada, 2016), pp. 1142–1145, https://doi.org/10.1109/ISCAS.2016.7527447. Crossref, Google Scholar
6. K. Mohammad, A. Qaroush, M. Washha and B. Mohammad , Low-power content addressable memory (CAM) array for mobile devices, Microelectron. J. 67 (2017) 10–18, https://doi.org/10.1016/j.mejo.2017.07.001. Crossref, Web of Science, Google Scholar
7. G. E. Moore , Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp. 114 ff., IEEE Solid-State Circuits Soc. Newslett. 11 (2006) 33–35, https://doi.org/10.1109/N-SSC.2006.4785860. Crossref, Google Scholar
8. M. Zackriya and H. M. Kittur , Content-addressable memory, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24 (2016) 2614–2621, https://doi.org/10.1109/TVLSI.2016.2518219. Crossref, Web of Science, Google Scholar
9. A. Shanmugam and K. Ponnusamy , A 0.75V 10nm FinField-effect transistor based hybrid self controlled precharge free content addressable memory for low standby power applications, Int. J. Electron. 111 (2024) 1679–1699, https://doi.org/10.1080/00207217.2024.2312558. Crossref, Web of Science, Google Scholar
10. S. W. Hussain, T. V. Mahendra, S. Mishra and A. Dandapat , Content-addressable memory using selective-charging and adaptive-discharging scheme for low-power hardware search engine, Integration 98 (2024) 102213. Crossref, Web of Science, Google Scholar
11. S. Inamanamelluri, D. Dhanasekaran and R. Bhaskar , Low power content addressable memory designing and implementation using voltage swing self adjustable match line technique, Sustain. Comput., Inform. Syst. 43 (2024) 101002. Web of Science, Google Scholar
12. S. V. Satyanarayana, P. A. Kumar, K. Baboji and M. Priyadharshni , Dual bit control and match-line division in content addressable memory for low energy, e-Prime — Adv. Electr. Eng. Electron. Energy 7 (2024) 100396. Crossref, Google Scholar
13. E. Garzón, R. Hanhan, M. Lanuzza, A. Teman and L. Yavits , FASTA: Revisiting fully associative memories in computer microarchitecture, IEEE Access 12 (2024) 13923–13943. Crossref, Web of Science, Google Scholar
14. S. Ruan, C. Wu and J. Hsieh , Low power design of precomputation-based content-addressable memory, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16 (2008) 331–335, https://doi.org/10.1109/TVLSI.2007.915514. Crossref, Web of Science, Google Scholar
15. C. S. Lin, J. C. Chang and B. D. Li , A low-power precomputation-based fully parallel content-addressable memory, IEEE J. Solid-State Circuits 38 (2003) 654–662, https://doi.org/10.1109/JSSC.2003.809515. Crossref, Web of Science, Google Scholar
16. M. V. Zackriya and H. M. Kittur , Content addressable memory-early predict and terminate precharge of match-line, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25 (2017) 385–387, https://doi.org/10.1109/TVLSI.2016.2576281. Crossref, Web of Science, Google Scholar
17. K. Lee, G. Ko and J. Park , Low cost ternary content addressable memory based on early termination precharge scheme, Proc. 2019 IEEE Int. Symp. Circuits and Systems (Sapporo, Japan, 2019), pp. 1–4, https://doi.org/10.1109/ISCAS.2019.8702372. Crossref, Google Scholar
18. C. Xue, W. Zhao, T. Yang, Y. Chen, H. Yamauchi and M. Chang , A 28-nm 320-Kb TCAM macro using split-controlled single-load 14T cell and triple-margin voltage sense amplifier, IEEE J. Solid-State Circuits 54 (2019) 2743–2753, https://doi.org/10.1109/JSSC.2019.2915577. Crossref, Web of Science, Google Scholar
19. C.-C. Huang, J.-H. Wu and C.-C. Wang , A self-disable sense technique with differential NAND cell for content-addressable memories, Proc. 2008 15th IEEE Int. Conf. Electronics, Circuits and Systems (Saint Julian’s, Malta, 2008), pp. 590–593, https://doi.org/10.1109/ICECS.2008.4674922. Google Scholar
20. A. T. Do, C. Yin, K. Velayudhan, Z. C. Lee, K. S. Yeo and T. T. Kim , 0.77 fJ/bit/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance, IEEE J. Solid-State Circuits 49 (2014) 1487–1498, https://doi.org/10.1109/JSSC.2014.2316241. Crossref, Web of Science, Google Scholar
21. L. H. B. Sardinha, D. S. Silva, M. A. M. Vieira, L. F. M. Vieira and O. P. Vilela Neto , TCAM/CAM-QCA: (Ternary) Content addressable memory using quantum-dot cellular automata, Microelectron. J. 46 (2015) 563–571, https://doi.org/10.1016/j.mejo.2015.03.020. Crossref, Web of Science, Google Scholar
22. Z. Lin et al., In-memory computing with double word lines and three read ports for four operands, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28 (2020) 1316–1320, https://doi.org/10.1109/TVLSI.2020.2976099. Crossref, Web of Science, Google Scholar
23. T. V. Mahendra, S. W. Hussain, S. Mishra and A. Dandapat, Energy-efficient precharge-free ternary content addressable memory (TCAM) for high search rate applications, IEEE Trans. Circuits Syst. I, Regul. Pap. 67 (2020) 2345–2357, https://doi.org/10.1109/TCSI.2020.2978295. Google Scholar
24. R. Mythili and P. Kalpana , High speed network intrusion detection system (NIDS) using low power precomputation based content addressable memory, Comput. Mater. Contin. 62 (2020) 1097–1107, https://doi.org/10.32604/cmc.2020.08396. Web of Science, Google Scholar
25. A. Shaban, T. H. Hou and M. Suri , SOT-MRAM-based approximate content addressable memory for DNA classification, IEEE Trans. Electron Devices 71 (2024) 5732–5738, https://doi.org/10.1109/TED.2024.3423812. Crossref, Web of Science, Google Scholar