Research PaperNo Access

Design of quaternary quantum reversible half subtractor, full subtractor and $n$ -qudit borrow ripple subtractor

Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran

Department of Computer Engineering, Yadegar-e-Imam Khomeini (RAH), Shahre Rey Branch, Islamic Azad University, Tehran, Iran

E-mail Address: haghparast@srbiau.ac.ir

Corresponding author.

Search for more papers by this author

Mehdi Hosseinzadeh

Health Management and Economics Research Center, Iran University of Medical Sciences, Tehran, Iran

Computer Science, University of Human Development, Sulaimaniyah, Iraq

Search for more papers by this author

, and

Midia Reshadi

Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran

Search for more papers by this author

https://doi.org/10.1142/S0219749919500485Cited by:1 (Source: Crossref)

Abstract

In this paper, we proposed novel plans of quaternary quantum reversible half and full subtractor circuits. The subtractor element is the essential part of the ALU in the digital computational devices. Thus, the improvement of subtractor block has a significant impact on the overall system performance. According to the comparison results, the proposed quaternary quantum half and full subtractor circuits show tremendous improvement in quantum cost, hardware complexity, number of constant input and garbage output as compared to their counterparts. Moreover, for the first time, the quaternary quantum borrow ripple subtractor structure is realized using the proposed quaternary quantum half and full subtractor circuits.

Keywords:

References

1. R. Landauer, IBM J. Res. Dev. 5 (1961) 183. Crossref, Web of Science, Google Scholar
2. C. Bennett, IBM J. Res. Dev. 18 (1963) 525. Google Scholar
3. A. T. Monfared and M. Haghparast, J. Circuits, Syst. Comput. 25(2) (2016) 1650014. Link, Web of Science, Google Scholar
4. N. J. Lisa and H. M. M. Babu, Design of a compact ternary parallel adder/subtractor circuit in quantum computing, in 2015 IEEE Int. Symp. Multiple-Valued Logic (ISMVL), IEEE, 2015, pp. 36–41. Crossref, Google Scholar
5. M. H. Khan, J. Syst. Archit. 54(12) (2008) 1113. Crossref, Web of Science, Google Scholar
6. M. H. Khan and M. A. Perkowski, J. Syst. Archit. 53(7) (2007) 453. Crossref, Web of Science, Google Scholar
7. H. G. Rangaraju, U. Venugopal, K. N. Muralidhara and K. B. Raja, arXiv preprint arXiv: 1009.6218. Google Scholar
8. S. Giri and M. N. Saraswathi, Int. J. Comput. Eng. Res. 2(2) (2012) 457. Google Scholar
9. M. M. Panahi, O. Hashemipour and K. Navi, Integration 62 (2018) 353. Crossref, Web of Science, Google Scholar
10. A. T. Monfared and M. Haghparast, Microprocess. Microsyst. 53 (2017) 51. Crossref, Web of Science, Google Scholar
11. H. Thapliyal, Mapping of subtractor and adder-subtractor circuits on reversible quantum gates, in Transactions on Computational Science XXVII (Springer, Berlin, Heidelberg, 2016), pp. 10–34. Crossref, Google Scholar
12. M. M. M. Khan, A. K. Biswas, S. Chowdhury, M. Tanzid, K. M. Mohsin, M. Hasan and A. I. Khan, Quantum realization of some quaternary circuits, in TENCON 2008-2008 IEEE Region 10 Conf. (IEEE, 2008), pp. 1–5. Crossref, Google Scholar
13. J. K. Meena, S. C. Jain, H. Gupta and S. Gupta, Synthesis of balanced quaternary reversible logic circuit, in 2015 Int. Conf. Circuits, Power and Computing Technologies [ICCPCT-2015] (IEEE, 2015), pp. 1–6. Crossref, Google Scholar
14. A. N. Doshanlou, M. Haghparast and M. Hosseinzadeh, IETE J. Res. (2019) 1. Crossref, Web of Science, Google Scholar
15. A. T. Monfared, M. Haghparast and K. Datta, Int. J. Theor. Phys. 58(7) (2019) 2184. Crossref, Web of Science, Google Scholar
16. M. Haghparast and A. T. Monfared, Int. J. Theor. Phys. 56(1) (2018) 226. Crossref, Web of Science, Google Scholar
17. M. H. Khan, J. Syst. Archit. 54(10) (2008) 977. Crossref, Web of Science, Google Scholar
18. M. H. Khan and M. A. Perkowski, GF (4) based synthesis of quaternary reversible/quantum logic circuits, in 37th Int. Symp. Multiple-Valued Logic (ISMVL’07) (IEEE, 2007), p. 11. Crossref, Google Scholar
19. A. Muthukrishnan and C. R. Stroud, Phys. Rev. A 62(5), 052309 (2000). Crossref, Web of Science, Google Scholar