No Access

Ultra-Low-Power Modulo Adder with Thermometer Coding for Uncertain RNS Applications

Department of Electronics and Communication Engineering, Vignan’s LARA Institute of Technology & Science, Vadlamudi, Guntur, Andhra Pradesh, India

E-mail Address: kvvardhan405@gmail.com

Corresponding author.

Search for more papers by this author

and

Sarada Musala

Department of Electronics and Communication Engineering, Vignan’s Foundation for Science Technology and Research, Guntur, Andhra Pradesh, India

E-mail Address: sarada.marasu@gmail.com

Search for more papers by this author

https://doi.org/10.1142/S1752890922410112Cited by:0 (Source: Crossref)

This article is part of the issue:

Special Issue on Uncertainty in Quantum Computing and Artificial Intelligence
Guest Editors: C. Venkatesan, Yu-Dong Zhang (Eugene) and Qin Xin

Abstract

The residue numeral system (RNS) is a numerical representation of integers based on modulo values. The RNS makes computing systems more efficient in terms of speed, power, energy, area, and other considerations. In recent years, the RNS has focused on a variety of topics, including digital signal and image processing, cryptography, embedded systems (ESs), communications, and the Internet of Things (IoT), among others. Forward and reverse converters, as well as arithmetic units in the channels, all use modular addition. In low-power ESs, thermometer coding (TC) has lately been utilized to reduce uncertainty. The thermometer code (TC) is more energy-efficient and consumes less power for modulo addition as compared to binary adders. Based on TC, the proposed research develops a power-efficient modular adder. The proposed design is simulated using Cadence’s NC launch encounter tool. In comparison with conventional modular adders, the proposed modular adder consumes 40% and 35% less power for one-hot coding modulo adder and thermometer code residue (TCR) modulo adder, respectively.

Keywords:

References

1. M. Alioto (ed.), Enabling the Internet of Things: From Integrated Circuits to Integrated Systems (Springer, New York, 2017). Crossref, Google Scholar
2. A. S. Molahosseini, L. Sousa and C. H. Chang (eds.), Embedded Systems Design with Special Arithmetic and Number Systems (Springer, New York, 2017). Crossref, Google Scholar
3. Y. H. Chen, T. Krishna, J. S. Emer and V. Sze, Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks, IEEE J. Solid-State Circuits 52(1) (2017) 127–138. Crossref, Google Scholar
4. L. Sousa, S. Antao and P. Martins, Combining residue arithmetic to design efficient cryptographic circuits and systems, IEEE Circuits Syst. Mag. 16(4) (2016) 6–32. Google Scholar
5. C.-H. Chang, A. S. Molahosseini, A. A. E. Zarandi and T. F. Tay, Residue number systems: A new paradigm to datapath organization for low power and high-performance digital signal processing applications, IEEE Circuits Syst. Mag. 15(4) (2015) 26–44. Google Scholar
6. P. V. Ananda Mohan, Residue Number Systems: Theory and Applications (Springer, New York, 2016). Crossref, Google Scholar
7. T. Thamaraimanalan and P. Sampath, Leakage power reduction in-deep submicron VLSI circuits using delay-based power gating, Natl. Acad. Sci. Lett. Springer 43 (2020) 229–232. Crossref, Google Scholar
8. S. W. Golomb, Run-length encodings (Correspond.), IEEE Trans. Inf. Theory 12(3) (1996) 399–401. Crossref, Google Scholar
9. R. Santhiya and T. Thamaraimanalan, Power gating based low power 32bit BCD Adder using DVT, Int. J. Sci. Res. Dev. 3(2) (2015) 802–805. Google Scholar
10. C. H. Vun and A. B. Premkuimar, RNS encoding based folding ADC, in Proc. IEEE Int. Symp. Circuits, pp. 814–817, May, 2012. Google Scholar
11. C. S. Pittala et al., Realization and comparative analysis of thermometer code based 4-bit encoder using 18 nm FinFET technology for analog to digital converters, in Soft Computing and Signal Processing (Springer, Singapore, 2021), pp. 557–566. Google Scholar
12. C. H. Vun, A. B. Premkumar and W. Zhang, A new RNS based DA approach for inner product computation, IEEE Trans. Circuits Syst. 60(8) (2013) 2139–2152. Crossref, Google Scholar
13. Y. Wang, Residue-to-binary converters based on new Chinese remainder theorem, IEEE Trans. Circuits Syst. I 47(3) (2000) 197–205. Crossref, Google Scholar
14. B. Premkumar and A. Omondi, Residue Number Systems: Theory and Implementation, Vol. 2 (World Scientific, 2007). Google Scholar
15. R. Patel, M. Benaissa and S. Boussakta, Fast modulo 2 $^{n} - (2^{n - 2} + 1)$ addition: A new class of adder for RNS, IEEE Trans. Circuits Syst. I 56(6) (2007) 1279–1292. Crossref, Google Scholar
16. G. Jaberipur, B. Parhami and S. Nejati, On building general modular adders from standard binary arithmetic components, in 2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), https://doi.org/10.1109/acssc.2011.6189975. Google Scholar
17. S. Ma, J. Hu and C.-H. Wang, A novel modular adder for 2 $^{n} - 2^{k} - 1$ residue number system, IEEE Trans. Circuits. Syst. 60(11) (2013) 2962–2972. Crossref, Google Scholar
18. A. Hiasat, General modular adder designs for residue number system applications, IET Circuits Dev. Syst. 12(4) (2018) 424–431. Crossref, Google Scholar
19. S. A. White, Applications of distributed arithmetic to digital signal processing: A tutorial review, IEEE ASSP Mag. 6(3) (1989) 4–19. Google Scholar
20. F. Jafarzadehpour, A. S. Molahosseini, A. A. E. Zarandi and L. Sousa, Efficient modular adder designs based on thermometer and one-hot coding, IEEE Trans. Very Large Scale Integr. Syst. 27(9) (2019) 2142–2155. Crossref, Google Scholar
21. S. D. Corofana and K. A. Gbolagade, An O9n0 residue number system to mixed radix conversion technique, in Proc. IEEE Symp. Circuits and Systems (ISCAS) (2009), pp. 521–524. Google Scholar
22. K. A. Gbolagade, G. R. Voicu and S. D. Corofana, An efficient FPGA design of residue-to-binary conversion for the moduli set ${2 n + 1, 2 n, 2 n - 1}$ , IEEE Trans. VLSI Syst. 19(8) (2011) 1500–1503. Crossref, Google Scholar
23. K. A. Gbolagade, R. Chaves, L. Sousa and S. D. Cotofana, An improved RNS reverse converter for the ${22 n + 1 - 1, 2 n, 2 n - 1}$ moduli set, in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 2103=-2106, https://doi.org/10.1109/ISCAS.2010.5537062. Crossref, Google Scholar
24. Y. Wang, Residue-to-binary converters based on new Chinese remainder theorem, IEEE Trans. Circuits Syst. I 47(3) (2000) 197–205. Crossref, Google Scholar
25. K. V. Vardhan, S. Musala and A. Srinivasulu, Novel modular adder based on thermometer coding for residue number systems applications, in 13th Int. Conf. Electronics, Computers and Artificial Intelligence (ECAI) (2021), https://doi.org/10.1109/ecai52376.2021.9515085. Crossref, Google Scholar
26. R. Latha and P. T. Vanathi, Design of digital filters for multi-standard transceivers, Int. J. Electr. Eng. Inform. 7(3) (2015) 517–530, https://doi.org/10.15676/ijeei.2015.7.3.13. Google Scholar
27. L. Rajagopal, Power and area-efficient decimation filter architectures of wireless receivers, Proc. Natl. Acad. Sci. India Sec. A: Phys. Sci. 87(1) (2016) 83–96, https://doi.org/10.1007/s40010-016-0314-9. Crossref, Google Scholar
28. G. Madasamy Raja, M. Thaha, R. Latha and A. Karthikeyan, Texture classification using optimized local ternary patterns with nonlinear diffusion as pre-processing, Multimed. Tools Appl. 79(5–6) (2019) 3831–3846, https://doi.org/10.1007/s11042-019-7197-0. Crossref, Google Scholar