No Access

HARDWARE-EFFICIENT MULTI-STANDARD VIDEO TRANSFORM CORE

YUAN-HO CHEN

Department of Information and Computer Engineering, Chung Yuan Christian University, Taoyuan 320, Taiwan

Corresponding author.

Search for more papers by this author

and

HSIAO-TZU LIU

Taiwan Semiconductor Manufacturing Company, Hsinchu 300, Taiwan

Search for more papers by this author

https://doi.org/10.1142/S0218126614501199Cited by:0 (Source: Crossref)

Abstract

This study presents a unified hybrid architecture to compute the inverse discrete cosine transform (IDCT) of multiple modern video decoders such as moving picture experts group (MPEG-4), H.264, VC-1 and high efficiency video coding (HEVC). The proposed hardware sharing architecture requires a lower hardware cost than that for individual implementations, and maximizes the proportion of the circuit that is reused during the computation. The proposed architecture design needs only adders and shifters to significantly reduce the hardware cost. Thus, the resource sharing method can increase the circuit sharing capability and achieve high hardware efficiency. For verification, a TSMC 0.18-μm CMOS process is applied to implement the IDCT chip, and the maximum throughput rate of the proposed design is 1000 MP/s with a hardware cost of 16.5 k gates.

This paper was recommended by Regional Editor Emre Salman.

Keywords:

References

D. T. Hoang and J. S. Vitter , Efficient Algorithms for MPEG Video Compression ( John Wiley & Sons , 2001 ) . Google Scholar
W. Li , IEEE Trans. Circuits Syst. Video Technol. 11 , 301 ( 2001 ) . Crossref, Web of Science, Google Scholar
T. Wiegand et al. , IEEE Trans. Circuits Syst. Video Technol. 13 , 560 ( 2003 ) . Crossref, Web of Science, Google Scholar
I. E. G. Richardson , H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia ( John Wiley & Sons , England , 2003 ) . Crossref, Google Scholar
S. Srinivasan et al. , Signal Process. Image Commun. 19 , 851 ( 2004 ) . Crossref, Web of Science, Google Scholar
H. Kalva and J. B. Lee , IEEE Multimedia 14 , 88 ( 2007 ) . Crossref, Web of Science, Google Scholar
G. Sullivan et al. , IEEE Trans. Circuits Syst. Video Technol. 22 , 1649 ( 2012 ) . Crossref, Web of Science, Google Scholar
Y. H. Chen and T. Y. Chang , IEEE Trans. VLSI Syst. 20 , 655 ( 2012 ) . Crossref, Google Scholar
Y. H. Chen , T. Y. Chang and C. Y. Li , IEEE Trans. VLSI Syst. 19 , 709 ( 2011 ) . Crossref, Google Scholar
S. Uramoto et al. , IEEE J. Solid-State Circuits 27 , 492 ( 1992 ) . Crossref, Web of Science, Google Scholar
S. Yu and E. E. S. Jr. , IEEE Trans. Comput. 50 , 985 ( 2001 ) . Crossref, Web of Science, Google Scholar
A. M. Shams et al. , IEEE Trans. Signal Process. 54 , 955 ( 2006 ) . Crossref, Web of Science, Google Scholar
Y. H. Chen et al. , IEEE Trans. VLSI Syst. ( 2013 ) . Google Scholar
C. Y. Huang, L. F. Chen and Y. K. Lai, A high-speed 2-D transform architecture with unique kernel for multi-standard video applications, Proc. IEEE Int. Symp. Circuits Syst. (2008) pp. 21–24. Google Scholar
Y. H. Chen, T. Y. Chang and C. W. Lu, A low-cost and high-throughput architecture for H.264/AVC integer transform by using four computation streams, Proc. IEEE Int. Symp. Integrated Circuits (2011) pp. 380–383. Google Scholar
H. Changet al., Design of area-efficient unified transform circuit for multi-standard video decoder, Proc. IEEE Int. Conf. SoC Design (2009) pp. 369–372. Google Scholar
H. Qi , Q. Huang and W. Gao , IEEE Trans. Circuits Syst. II 57 , 551 ( 2010 ) . Crossref, Google Scholar
Y. H. Chen et al. , IEEE Trans. VLSI Syst. 22 , 463 ( 2014 ) . Crossref, Google Scholar
H. T. Liu, A low-cost multi-standard inverse cosine transform core, Master thesis, National Tsing-Hua University (2013) . Google Scholar
M. Martuza, C. McCrosky and K. Wahid, A fast hybrid DCT architecture supporting H.264, VC-1, MPEG-2, AVS and JPEG codecs, Proc. Int. Conf. Information Science, Signal Processing and their Applications (ISSPA) (2012) pp. 545–549. Google Scholar
K. Wahidet al., Resource shared architecture of multiple transforms for multiple video codecs, Proc. IEEE Canadian Conf. Electrical Computer Engineering (CCECE) (2011) pp. 947–950. Google Scholar
G. Liu, An area-efficient IDCT architecture for multiple video standards, Proc. Int. Conf. Information Science Engineering (ICISE) (2010) pp. 3518–3522. Google Scholar
M. Martuza and K. Wahid, A cost effective implementation of 8×8 transform of HEVC from H.264/AVC, Proc. IEEE Canadian Conf. Electrical Computer Engineering (CCECE) (2012) pp. 1–4. Google Scholar
A. Ahmedet al., VLSI implementation of 16-point DCT for H.265/HEVC using Walsh Hadamard transform and lifting scheme, Proc. IEEE INMIC (2011) pp. 144–148. Google Scholar
M. N. Haggag, M. El-Sharkawy and G. Fahmy, Efficient fast multiplication-free integer transformation for the 2-D DCT H.265 standard, Proc. IEEE Int. Conf. Image Processing. (2010) pp. 3769–3772. Google Scholar
Y. K. Lai and Y. F. Lai , IEEE Trans. Consum. Electron. 56 , 1872 ( 2010 ) . Crossref, Web of Science, Google Scholar