Research PaperNo Access

Normally Bypassed Cascaded Sources Multilevel Inverter with RGA Optimization for Reduced Output Distortion and Formulaic Passive Filter Design

Department of Electrical and Electronics Engineering, E. G. S. Pillay Engineering College, Nagapattinam, Tamil Nadu 611002, India

E-mail Address: mohan.chitrakala@yahoo.com

Corresponding author.

Search for more papers by this author

N. Stalin

Department of Petrochemical Technology, Anna University BIT Campus, Tiruchirappalli, Tamil Nadu 620024, India

Search for more papers by this author

, and

V. Mohan

Department of Electrical and Electronics Engineering, E. G. S. Pillay Engineering College, Nagapattinam, Tamil Nadu 611002, India

Search for more papers by this author

https://doi.org/10.1142/S021812662050019XCited by:12 (Source: Crossref)

Abstract

The distributed generation involving multiple photovoltaic sources and synthesizing high-quality ac voltage from those multiple dc sources are nascent research ambits. A host of multilevel inverters (MLIs) has been ascertained for performing above errand diligently, where the component count is obnoxious. The single phase seven-level inverter is an acquiescent compromise between the circuit complexity and the quality of the output. Further enhancement on the performance can be succored through optimizing dc link voltages and switching angles. This paper proposes a component count pruned MLI structure and also a refined genetic algorithm (RGA)-based optimization scheme for the computation of both dc link voltages and switching angles. Previous attempts for this problem have solved the switching angles with the objective of resulting minimum harmonic content in the staircase-shaped output voltage. The dc link voltage of each level is however assumed to be the same and constant. As an extension, RGA-based optimization of both dc link voltages and switching angles is triumphed. The harmonic profile of the proposed switching strategy is simulated and also corroborated by a hardware prototype. In practice, the proposed fundamental switched strategy is apposite, in which each dc voltage can be self-maintained and independently controlled. In addition, a method for designing the passive LC filter is also presented.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. F. Z. Peng, Flexible AC transmission systems (FACTS) and resilient AC distribution systems (RACDS) in smart grid, Proc. IEEE. 105 (2017) 2099–2115. Web of Science, Google Scholar
2. V. Viswanathan and S. Jeevananthan, Commutation torque ripple reduction in BLDC motor using modified SEPIC converter and three-level NPC inverter, IEEE Trans. Power Electron. 33 (2018) 535–546. Web of Science, Google Scholar
3. S. Sangeetha and S. Jeevananthan, Influence of crossover methods used by genetic algorithm-based heuristic to solve the selective harmonic equations (SHE) in multi-level voltage source inverter, Sadhana — Springer 40 (2015) 2389–2410. Web of Science, Google Scholar
4. C. Bharatiraja, S. Jeevananthan and J. L. Munda, A timing correction algorithm based extended SVM for three level neutral point clamped MLI in over modulation zone, IEEE J. Emerg. Select. Top. Power Electron. 6 (2018) 233–245. Web of Science, Google Scholar
5. I. Hussain, M. Kandpal and BhimSingh, Grid integration of single stage SPV-STATCOM using cascaded 7-level VSC, Int. J. Electr. Power Energy Syst. 93 (2017) 238–252. Web of Science, Google Scholar
6. C. K. Sao, P. W. Lehn, M. R. Iravani and J. A. Martinez, A benchmark system for digital time-domain simulation of a pulse-width-modulated D-STATCOM, IEEE Trans. Power Deliv. 17 (2002) 1113–1120. Web of Science, Google Scholar
7. S. Jeevananthan and P. Dananjayan, Time shared cyclic switching method for high power three phase HPWM dc-ac converter, Proc. IEEE Region Ten Conf. TENCON2003, Vol. 4 (2003), pp. 1498–1502. Google Scholar
8. S. Jeevananthan, P. Dananjayan and A. Mohamed Asif Fisal, A HPWM method for thermal management in a full-bridge inverter with loss estimation and electro-thermal simulation, AMSE Period. Model. Measure. Control — Ser. B 73 (2001) 1–20. Google Scholar
9. S. Jeevananthan, P. Dananjayan and G. Jaiganesh, Conducted noise estimation in a single-phase full-bridge inverter for SPWN, HPWN, and TEHPWN methods through ICAP simulation, AMSE Period. Model. Measure. Control — Ser. A 79 (2006) 53–72. Google Scholar
10. J. Erdman, R. J. Kerkman, D. Schlegal and G. Skibinski, Effect of PWM inverters on Ac motor bearing current and shaft voltages, IEEE Trans. Indus. Appl. 32 (1995) 250–259. Web of Science, Google Scholar
11. C. Bharatiraja, S. Jeevananthan, J. L. Munda and R. Latha, Improved SVPWM vector selection approaches in OVM region to reduce common-mode voltage for three-level neutral point clamped inverter, Int. J. Electr. Power Energy Syst. 79 (2016) 285–297. Web of Science, Google Scholar
12. S. Thamizharasan, J. Baskaran, S. Ramkumar and S. Jeevananthan, A carrierless PWM strategy for multilevel inverters, IET Power Electron. 8 (2015) 2034–2043. Web of Science, Google Scholar
13. S. Thamizharasan, J. Baskaran, S. Ramkumar and S. Jeevananthan, Cross-switched multilevel inverter using auxiliary reverse-connected voltage sources, IET Power Electron. 7 (2014) 1519–1526. Web of Science, Google Scholar
14. J. S. Lai and F. Z. Peng, Multilevel converters — A new breed of power converters, IEEE Trans. Indus. Appl. 32 (1996) 509–517. Web of Science, Google Scholar
15. P. M. Bhagwat and V. R. Stefanovic, Generalized structure of a multilevel PWM inverter, IEEE Trans. Ind. Appl. 19 (1983) 1057–1069. Web of Science, Google Scholar
16. H. Akagi, T. Nabae and I. Takahashi, A new neutral-point clamped PWM inverter, IEEE Trans. Ind. Appl. IA-17 (1981) 518–523. Web of Science, Google Scholar
17. G. Sinha and T. A. Lipo, A four level rectifier-inverter system for drive applications, Conf. Rec. IEEE-IAS Annual Meeting (1996), pp. 980–987. Google Scholar
18. S. Edwin Jose and S. Titus, A level dependent source concoction multilevel inverter topology with a reduced number of power switches, J. Power Electron. 16 (2016) 1316–1323. Web of Science, Google Scholar
19. G. Chitrakala, N. Stalin and V. Mohan, A segmented ladder-structured multilevel inverter for switch count remission and dual-mode savvy, J. Circ. Syst. Comp. 27 (2018) 1850223. Link, Web of Science, Google Scholar
20. S. Edwin Jose and S. Titus, A stipulation based sources insertion multilevel inverter (SBSIMLI) for waning the component count and separate dc sources, J. Electr. Eng. Tech. 12 (2017) 1519–1528. Web of Science, Google Scholar
21. S. Sangeetha and S. Jeevananthan, Influence of crossover methods used by genetic algorithm-based heuristic to solve the selective harmonic equations (SHE) in multi-level voltage source inverter, Sadhana — Springer 40 (2015) 2389–2410. Web of Science, Google Scholar
22. M. Koppen, K. Franke and R. Vicente-Garcia, Tiny GAs for image processing applications, IEEE Comp. Intell. Mag. 1 (2006) 17–26. Google Scholar
23. F. Cheng, T. Cui, Y. Su, Y. Niu and X. Zhang, Cover imageA local information based multi-objective evolutionary algorithm for community detection in complex networks, App. Soft Comp. (2018) (early access). Web of Science, Google Scholar
24. M. Kaur and S. Kadam, A novel multi-objective bacteria foraging optimization algorithm (MOBFOA) for multi-objective scheduling, App. Soft Comp. 66 (2018) 183–195. Web of Science, Google Scholar
25. Z. Michalewich, Genetic Algorithm + Data structure = Evolution Programs (Springer-Verla, Berlin, Germany, 1996). Google Scholar
26. Y. M. Chen, Passive filter design using genetic algorithms, IEEE Trans. Indus. Electron. 50 (2003) 202–207. Web of Science, Google Scholar