Research PaperNo Access

A New Sub-1 Volt 17ppm/ $°$ C Offset-Insensitive Resistorless Switched-capacitor Bandgap Voltage Reference

IC Design Research Lab, Faculty of Electrical Engineering and Robotic, Shahrood University of Technology, Shahrood 3619995161, Iran

E-mail Address: eebrahimi@shahroodut.ac.ir

Corresponding author.

Search for more papers by this author

and

Maliheh Arabnasery

IC Design Research Lab, Faculty of Electrical Engineering and Robotic, Shahrood University of Technology, Shahrood 3619995161, Iran

Search for more papers by this author

https://doi.org/10.1142/S0218126621500298Cited by:6 (Source: Crossref)

Abstract

A new PVT compensated voltage reference is presented by using switched-capacitor (S.C.) technique. In the proposed bandgap voltage reference (BGR), a p–n junction is biased with different currents during two different phases and required PTAT and CTAT voltages generated and held by two capacitors. Using a capacitive voltage divider, the PTAT voltage is weighted such that the sub-1V bandgap voltage is achievable. In order to cancel the effect of op-amp offset and to relax the design of op-amp, the offset voltage of the op-amp is sampled by a capacitor during a specified phase and inversely is added to the final bandgap voltage in next phase. The analysis of the proposed S.C. BGR is supplemented by simulation of a 0.5-V BGR with 28 $μ$ W power consumption in a standard 0.18 $μ$ m CMOS technology. Simulation results show that the average temperature coefficient of the S.C. BGR is 17ppm/^∘C and it is robust against the process variations. Applying an arbitrary 100-mV op-amp offset results in a lower than 1.1mV deviation in generated reference voltage. Due to the better matching of MIM capacitors in CMOS process (rather than resistors used in conventional BGR) the proposed S.C. bandgap provides good accuracy without any post trimming. Monte–Carlo analysis shows that $σ$ / $μ$ of the generated reference voltage is as low as 0.7%. The sensitivity of the proposed BGR to supply variation is also less than 1%/V.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. B. Razavi, A circuit for all seasons: The bandgap reference, IEEE Solid-State Circuits Mag. 8 (2016) 9–12, doi:10.1109/MSSC.2016.2577978. Google Scholar
2. C. Fayomi, G. I. Wirth, H. F. Achigui and A. Matsuzawa, Sub 1 V CMOS bandgap references design techniques: A survey, Analog Integr. Circuit Signal Process. 62 (2010) 141–157, https://doi.org/10.1007/s10470-009-9352-4. Web of Science, Google Scholar
3. H. Banba et al., A CMOS bandgap reference circuit with sub_1_V operation, IEEE J. Solid-State Circuits 34 (1999) 670–674. Web of Science, Google Scholar
4. H. Aminzadeh, Self-biased nano-power four-transistor current and voltage reference with a single resistor, Electron. Lett. 56 (2019) 282–284, https://doi.org/10.1049/el.2019.3671. Web of Science, Google Scholar
5. P. B. Basyurt, E. Bonizzoni, D. Y. Aksin and F. Maloberti, A 0.4-V supply curvature-corrected reference generator with 84.5-ppm/^oC average temperature coefficient within $-$ 40^∘C to 130^∘C, IEEE Trans. Circuits Syst. 64 (2017) 362–366. Google Scholar
6. H. Klimach, A. Costa, M. Monteiro and S. Bampi, Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations, Electron. Lett. 49 (2013) 1448–1449. Web of Science, Google Scholar
7. H. Klimach, A. Costa, M. Monteiro and S. Bampi, A resistorless switched bandgap voltage reference with offset cancellation, 26th Symp. Integrated Circuits and System Design, (IEEE, 2013), pp. 1–5. Google Scholar
8. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd edn. (McGraw-Hill, Boston, MA, 1999). Google Scholar
9. J. Mu and L. Liu, A low power sub-BGR with multi-curvature self-compensation, Analog Integr. Circuits Signal Process. 92 (2017) 151–158, https://doi.org/10.1007/s10470-017-0963-x. Web of Science, Google Scholar
10. G. Ge, C. Zhang, G. Hoogzaad and K. A. A. Makinwa, A single-trim CMOS bandgap reference with a 3 $σ$ inaccuracy of $\pm$ 0.15% from -40^oC to 125^oC, IEEE J. Solid-State Circuits 46 (2011) 2693–2701. Web of Science, Google Scholar
11. B. Razavi, Design of Analog CMOS Integrated Circuit, 2nd edn. (McGraw-Hill Education, New York, NY, 2017). Google Scholar
12. A. Boni, Op-amps and startup circuits for CMOS bandgap references with near 1-V supply, IEEE J. Solid-State Circuits 37(10) (2002) 1339–1343. Web of Science, Google Scholar
13. Y. W. Chen et al., A 0.7 V, 2.35% 3 $σ$ -accuracy bandgap reference in 12 nm CMOS, IEEE Int. Solid-State Circuits Conf., 2019, pp. 306–308. Google Scholar
14. Z. Zhou et al., A high-precision bandgap voltage reference with automatic curvature-compensation technique, J. Circuits Syst. Comput. 28 (2019), https://doi.org/10.1142/S0218126619200081. Link, Web of Science, Google Scholar
15. J. Jiang, W. Shu and J. S. Chang, A 5.6 ppm/^∘C temperature coefficient, 87-dB PSRR, sub-1 V voltage reference in 65-nm CMOS exploiting the zero-temperature-coefficient point, IEEE J. Solid-State Circuits 52 (2017) 623–633. Web of Science, Google Scholar
16. K. N. Leung and P. K. T. Mok, A sub 1_V 15ppm/^∘C CMOS bandgap voltage reference without requiring low threshold voltage device, IEEE J. Solid-State Circuits 37 (2002) 526–530. Web of Science, Google Scholar
17. G. Giustolisi, G. Palumbo, M. Criscione and F. Cutri, A low voltage low power voltage reference based on subthreshold MOSFETs, IEEE J. Solid-State Circuit 38 (2003) 151–154. Web of Science, Google Scholar
18. M. R. Salehi, R. Dastanian, E. Abiri and S. Nejadhasan, A 147 $μ$ W, 0.8 (mv/v) LIR regulator for UHF RFID application, Int. J. Electron. Commun. 69 (2015) 133–140. Web of Science, Google Scholar
19. I. Fakharyan, M. Ehsanian, H. Hayati, A 0.9-V supply, 16.2 nW, fully MOSFET resistorless bandgap reference using sub-threshold operation, Analog Integr. Circuits Signal Process. (2019) 1–8, https://doi.org/10.1007/s10470-019-01521-y. Web of Science, Google Scholar
20. H. Watanabe et al., CMOS voltage reference based on gate work function differences in poli_Si controlled by conductivity type and impurity concentration, IEEE J. Solid-State Circuits 36 (2003) 987–994. Web of Science, Google Scholar
21. Y. Liang and Z. Zhu, A 42 ppm/ $\circ$ C 0.7V 47nW low-complexity All-MOSFET sub-threshold voltage reference, J. Circuits Syst. Comput. 27 (2018) 1850105. Link, Web of Science, Google Scholar
22. G. Huang et al., Sub-1V temperature-insensitive-PSR bandgap reference with complementary loop locking, J. Circuits Syst. Comput. 28 (2019) 1950047. Link, Web of Science, Google Scholar
23. R. Campana, H. Klimach and S. Bampi, 0.5 V supply resistorless voltage reference for low voltage applications, 28th Symp. Integrated Circuits and Systems Design, Salvador, 2015, pp. 1–6. Google Scholar
24. C. Xu, S. Chao and J. Munson, A new correlated double sampling (CDS) technique for low voltage design environment in advanced CMOS technology, Europe Solid-State Circuit Conf., Vol. 43, 2002, pp. 117–120. Google Scholar
25. J. G. Chen, G. L. Li and Y. H. Chen, Low power offset cancellation switched capacitor correlated double sampling bandgap reference, Electron. Lett. 48 (2012) 821–822. Web of Science, Google Scholar
26. J. Xu, A high-accuracy ultra-low-power offset-cancelation on-off bandgap reference for implantable medical electronics, Electronics 8 (2019) 814, https://doi.org/10.3390/electronics8070814. Web of Science, Google Scholar
27. F. K. Horestania, M. Eshghia and M. Yazdchi, An ultra-low power amplifier for wearable and implantable electronic devices, Microelectron. Eng. 216 (2019), https://doi.org/10.1016/j.mee.2019.111054. Web of Science, Google Scholar
28. V. Stornelli, Low voltage low power fully differential buffer, J. Circuits Syst. Comput. 18 (2009) 497–502. Link, Web of Science, Google Scholar