No Access

Exploration of Word Width and Cluster Size Effects on Tree-Based Embedded FPGA Using an Automation Framework

Hajer Saidi

https://orcid.org/0000-0002-6408-4843

CES Research Laboratory, National Engineering School of Sfax, Sfax, Tunis, Tunisia

Digital Research Center of Sfax, Sfax, Tunis, Tunisia

E-mail Address: hajer.saidi@enis.tn

Corresponding author.

Search for more papers by this author

Mariem Turki

CES Research Laboratory, National Engineering School of Sfax, Sfax, Tunis, Tunisia

E-mail Address: turki-mariem@hotmail.com

Search for more papers by this author

Zied Marrakchi

Mentor Graphics, Tunis, Tunisia

E-mail Address: zied_marrakchi@mentor.com

Search for more papers by this author

Hela Ben Ahmed

Mentor Graphics, Tunis, Tunisia

E-mail Address: benahmedhela41@gmail.com

Search for more papers by this author

Abdulfattah Obeid

National Electronics and Photonics Technology Center, King Abdulaziz City for Science and Technology, Riyadh, Saudi Arabia

E-mail Address: obeid@kacst.edu.sa

Search for more papers by this author

, and

Mohamed Abid

CES Research Laboratory, National Engineering School of Sfax, Sfax, Tunis, Tunisia

Digital Research Center of Sfax, Sfax, Tunis, Tunisia

E-mail Address: mohamed.abid ces@yahoo.fr

Search for more papers by this author

https://doi.org/10.1142/S0218126621502418Cited by:1 (Source: Crossref)

Abstract

This paper introduces a novel framework that automates and accelerates the development of embedded Field Programmable Gate Arrays (eFPGAs). The proposed solution is considered as the first environment for tree-based eFPGA implementation including software, hardware and loader. The developed framework allows users to generate eFPGA architecture in the form of hardware description language using Physical Design Flow (PDF) tool. It is a powerful tool that can produce a wide variety of designs ranging from small eFPGA to complex eFPGA. The bit file description of practical application is done in parallel, simultaneously and rapidly by the suggested Computer Aided Design (CAD) tools. The Loader, called Multi-Level Loader (MLL), is also provided to inject the bits into the corresponding SRAMs. Our framework is widely explored by modifying the data width. This research proves that data width equal to 17 has the best trade-off between performance, area and static power. However, it is penalized for buses having data length greater than 32. The experimentation demonstrates that a data width equal to 12 is the best for a 32-bit bus. Automation and significant acceleration of the eFPGA development cycle are also achieved in this study. A set of bench-marking applications with various multi-use purposes is mapped. The experimental results show the efficiency and flexibility of the proposed framework.

This paper was recommended by Regional Editor Emre Salman.

Keywords:

References

1. J. K. Kim, J. H. Oh, G. B. Hwang, O. S. Gwon and S. E. Lee, Design of low-power SoC for wearable healthcare device, J. Circuits Syst. Comput. 29 (2020) 2050085. Link, Web of Science, Google Scholar
2. L. Huang, Y.-P. Lee, Y.-S. Moon and Y.-C. Bae, Noble implementation of motor driver with all programmable SoC for humanoid robot or industrial device, Int. J. Humanoid Robot. 14 (2017) 1750028. Link, Web of Science, Google Scholar
3. H. Salamy and S. Aslan, Pipelined-scheduling of multiple embedded applications on a multi-processor-SoC, J. Circuits Syst. Comput. 26 (2017) 1750042. Link, Web of Science, Google Scholar
4. H. Javed, M. Bilal and S. Masud, A hardware–software co-design framework for real-time video stabilization, J. Circuits Syst. Comput. 29 (2020) 2050027. Link, Web of Science, Google Scholar
5. M. Issad, B. Boudraa, M. Anane and A. Bellemou, Efficient PSoC implementation of modular multiplication and exponentiation based on serial-parallel combination, J. Circuits Syst. Comput. 28 (2019) 1950229. Link, Web of Science, Google Scholar
6. P.-A. Hsiung, M. D. Santambrogio and C.-H. Huang, Reconfigurable System Design and Verification (CRC Press, 2018). Crossref, Google Scholar
7. H. K. Nguyen, T.-V. Le-Van and X.-T. Tran, A survey on reconfigurable system-on-chips, REV J. Electron. Commun. 7 (2018), http://dx.doi.org/10.21553/rev-jec.147. Crossref, Google Scholar
8. H. Saidi, M. Turki, Z. Marrakchi, M. S. B. Saleh and M. Abid, Embedded FPGA accelerator for wireless sensor network nodes, 2016 11th Int. Design and Test Symp. (IDT) (IEEE, 2016), pp. 313–318. Crossref, Google Scholar
9. H. Saidi, M. Turki, Z. Marrakchi, A. Obeid and M. Abid, Implementation of Reed Solomon encoder on low-latency embedded FPGA in flexible SoC based on arm processor, 2020 Int. Wireless Communications and Mobile Computing (IWCMC) (IEEE, 2020), pp. 1347–1352. Crossref, Google Scholar
10. B. Neumann, T. von Sydow, H. Blume and T. G. Noll, Design flow for embedded FPGAs based on a flexible architecture template, Proc. Conf. Design, Automation and Test in Europe (ACM, 2008), pp. 56–61. Crossref, Google Scholar
11. V. Aken’Ova, G. Lemieux and R. Saleh, An improved “soft” eFPGA design and implementation strategy, Proc. IEEE 2005 Custom Integrated Circuits Conf. (San Jose, CA, USA, 2005), pp. 179–182. Crossref, Google Scholar
12. V. Aken’Ova and R. Saleh, A “soft++” eFPGA physical design approach with case studies in 180nm and 90nm, IEEE Computer Society Annual Symp. Emerging VLSI Technologies and Architectures (ISVLSI’06) (IEEE, 2006), p. 6. Google Scholar
13. F. Karray, A. Garcia-Ortiz, M. W. Jmal, A. M. Obeid and M. Abid, EARNPIPE: A testbed for smart water pipeline monitoring using wireless sensor network, Procedia Comput. Sci. 96 (2016) 285–294. Crossref, Google Scholar
14. A. P. D. Nath, S. Ray, A. Basak and S. Bhunia, System-on-chip security architecture and CAD framework for hardware patch, Proc. 23rd Asia and South Pacific Design Automation Conf. (IEEE Press, 2018), pp. 733–738. Google Scholar
15. T. N. Kumar and H. A. Almurib, Fine grain faults diagnosis of FPGA interconnect, Microprocess. Microsyst. 37 (2013) 33–40. Crossref, Web of Science, Google Scholar
16. Z. Marrakchi, H. Mrabet, U. Farooq and H. Mehrez, FPGA interconnect topologies exploration, Int. J. Reconfigurable Comput. 2009 (2009) 6. Crossref, Google Scholar
17. U. Farooq, Z. Marrakchi, H. Mrabet and H. Mehrez, The effect of LUT and cluster size on a tree based FPGA architecture, 2008 Int. Conf. Reconfigurable Computing and FPGAs (IEEE, 2008), pp. 115–120. Crossref, Google Scholar
18. E. Hall, R. Eberhard, J. Magee, G. Reuland and S. Ventrone, Secure ASIC architecture for optimized utilization of a trusted supply chain for common architecture A and D applications, tech. rep., GLOBALFOUNDRIES, Essex Junction, USA (2017). Google Scholar
19. H. Razak, High Performance ASIC Design: Using Synthesizable Domino Logic in an ASIC Flow (Cambridge University, Cambridge, 2008). Google Scholar
20. B. Rashidi, Low-cost and two-cycle hardware structures of prince lightweight block cipher, Int. J. Circuit Theory Appl. 48 (2020). Crossref, Web of Science, Google Scholar
21. I. Mezei, Evolution of an educational microprocessor, Comput. Appl. Eng. Educ. 28 (2020) 1265–1277. Crossref, Web of Science, Google Scholar
22. I. Kuon et al., FPGA architecture: Survey and challenges, Found. Trends Electron. Des. Autom. 2 (2008) 135–253. Crossref, Google Scholar
23. S. Haghiri and A. Ahmadi, Digital FPGA implementation of spontaneous astrocyte signalling, Int. J. Circuit Theory Appl. 48 (2020) 709–723. Crossref, Web of Science, Google Scholar
24. J. C. Nuñez Perez, S. A. Juarez Cazares, J. A. Galaviz Aguilar, Y. Sandoval Ibarra, F. J. Perez Pinal and E. Tlelo Cuautle, FPGA-based system for effective IQ imbalance mitigation of RF power amplifiers, Int. J. Circuit Theory Appl. 48 (2020) 512–523. Crossref, Web of Science, Google Scholar
25. H. Ryu, I. Nam and O. Lee, A reconfigurable monolithic step-up autotransformer, Microw. Opt. Technol. Lett. 57 (2015) 1662–1666. Crossref, Web of Science, Google Scholar
26. P. N. Whatmough, S. K. Lee, M. Donato, H.-C. Hsueh, S. L. Xi, U. Gupta, L. Pentecost, G. G. Ko, D. Brooks and G.-Y. Wei, A 16nm 25mm 2 SoC with a 54.5 $\times$ flexibility–efficiency range from dual-core arm cortex-A53 to eFPGA and cache-coherent accelerators, 2019 Symp. VLSI Circuits (IEEE, 2019), pp. C34–C35. Crossref, Google Scholar
27. T. von Sydow, B. Neumann, H. Blume and T. G. Noll, Quantitative analysis of embedded FPGA-architectures for arithmetic, IEEE 17th Int. Conf. Application-Specific Systems, Architectures and Processors (ASAP’06) (IEEE, 2006), pp. 125–131. Crossref, Google Scholar
28. T. Kosan, J. Talla and V. Blahnik, eFPGA-based real-time HIL simulator of induction motor drive, 2016 17th Int. Conf. Mechatronics–Mechatronika (ME) (IEEE, 2016), pp. 1–7. Google Scholar
29. H. Saidi, M. Turki, Z. Marrakchi, M. B. Saleh and M. Abid, New CAD tools to configure tree-based embedded FPGA, 2019 Int. Conf. High Performance Computing and Simulation (HPCS) (IEEE, 2019), pp. 643–649. Crossref, Google Scholar
30. J. Rose, J. Luu, C. W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson and J. Anderson, The VTR project: Architecture and CAD for FPGAs from Verilog to routing, Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays (ACM, 2012), pp. 77–86. Crossref, Google Scholar
31. R. Brayton and A. Mishchenko, ABC: An academic industrial-strength verification tool, Int. Conf. Computer Aided Verification (Springer, 2010), pp. 24–40. Crossref, Google Scholar
32. S. Brown, FPGA architectural research: A survey, IEEE Des. Test Comput. 13 (1996) 9–15. Crossref, Google Scholar
33. https://opencores.org/projects/. Google Scholar
34. P. Jamieson, K. B. Kent, F. Gharibian and L. Shannon, Odin II-an open-source Verilog HDL synthesis tool for cad research, 2010 18th IEEE Annual Int. Symp. Field-Programmable Custom Computing Machines (IEEE, 2010), pp. 149–156. Crossref, Google Scholar
35. G. Ni, J. Tong and J. Lai, A new FPGA packing algorithm based on the modeling method for logic block, 2005 6th Int. Conf. ASIC, Vol. 2 (IEEE, 2005), pp. 877–880. Google Scholar
36. https://www.xilinx.com/. Google Scholar
37. https://reference.digilentinc.com/reference/programmable-logic/nexys-4/start. Google Scholar
38. L. Amarú, P.-E. Gaillardon and G. De Micheli, The EPFL combinational benchmark suite, Proc. 24th Int. Workshop on Logic and Synthesis (IWLS), Mountain View, CA, USA, 2015, pp. 1–5. Google Scholar
39. B. Janßen et al., Designing applications for heterogeneous many-core architectures with the FlexTiles platform, 2015 Int. Conf. Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS) (IEEE, 2015), pp. 254–261. Crossref, Google Scholar
40. S. Chaudhuri, J.-L. Danger and S. Guilley, Efficient modeling and floorplanning of embedded-FPGA fabric, 2007 Int. Conf. Field Programmable Logic and Applications (IEEE, 2007), pp. 665–669. Crossref, Google Scholar
41. S. Z. Ahmed, M. Fernandez, G. Sassatelli and L. Torres, eFPGA architecture explorations: CAD and Silicon analysis of beyond 90nm technologies to investigate new dimensions of future innovations, 2009 4th Int. Symp. on Recongfiurable Communication-centric Systems-on-Chip (ReCoSoC’08) (2009), pp. 17–24. Google Scholar
42. S. Z. Ahmed, J. Eydoux, L. Rougé, J.-B. Cuelle, G. Sassatelli and L. Torres, Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor, Proc. Conf. Design, Automation and Test in Europe (European Design and Automation Association, 2009), pp. 184–189. Crossref, Google Scholar
43. G. Martin, D. Cavalli and F. Firmin, Embedded FPGA with multiple configurable flexible logic blocks instantiated and interconnected by abutment (2019), US Patent App. 16/175,671. Google Scholar
44. J.-C. Le Lann, T. Bollengier, M. Najem and L. Lagadec, An integrated toolchain for overlay-centric system-on-chip, 2018 13th Int. Symp. Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) (IEEE, 2018), pp. 1–8. Crossref, Google Scholar
45. D. Sinwar and R. Kaushik, Study of Euclidean and Manhattan distance metrics using simple $k$ -means clustering, Int. J. Res. Appl. Sci. Eng. Technol. 2 (2014) 270–274. Google Scholar