Research PaperNo Access

A 32 nm Read Disturb-free 11T SRAM Cell with Improved Write Ability

Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India

E-mail Address: srmansore15@gmail.com

Corresponding author.

Current address: Electronics and Communication Engineering Department, Ujjain Engineering College, Ujjain 456010, India.

Search for more papers by this author

R. S. Gamad

Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India

E-mail Address: rsgamad@gmail.com

Search for more papers by this author

, and

D. K. Mishra

Electronics and Instrumentation Engineering Department, Shri. G. S. Institute of Technology and Science, Indore 452003, India

Search for more papers by this author

https://doi.org/10.1142/S021812662050067XCited by:8 (Source: Crossref)

Abstract

Data stability, write ability and leakage power are major concerns in submicron static random access memory (SRAM) cell design. This paper presents an 11T SRAM cell with differential write and single-ended read. Proposed cell offers improved write ability by interrupting its ground connection during write operation. Separate read buffer provides disturb-free read operation. Characteristics are obtained from HSPICE simulation using 32nm high-performance predictive technology model. Simulation results show that the proposed cell achieves 4.5 $\times$ $\times$ and 1.06 $\times$ $\times$ higher read static noise margin (RSNM) as compared to conventional 6T (C6T) and PNN-based 10T cells, respectively, at 0.4V. Write static noise margin (WSNM) of the proposed design is 1.65 $\times$ $\times$ , 1.71 $\times$ $\times$ and 1.77 $\times$ $\times$ larger as compared to those of C6T, PPN-based 10T and PNN-based 10T cells, respectively, at 0.4V. Write “1” delay of the proposed cell is 0.108 $\times$ $\times$ and 0.81 $\times$ $\times$ as those of PPN10T and PNN10T cells, respectively. Proposed circuit consumes 1.40 $\times$ $\times$ lesser read power as compared to PPN10T cell at 0.4V. Leakage power of the proposed cell is 0.35 $\times$ $\times$ of C6T cell at 0.4V. Proposed 11T cell occupies 1.65 $\times$ $\times$ larger area as compared to that of conventional 6T.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. A. Kotabe, K. Osada, N. Kitai, M. Fujioka, S. Kamohara, M. Moniwa, S. Morita and Y. Saitoh , A low-power four-transistor SRAM cell with a stacked vertical poly-silicon PMOS and a dual-word-voltage scheme, IEEE J. Solid State Circuits 40 (2005) 870–876. Web of Science, Google Scholar
2. N. Yadav, A. P. Shah and S. K. Vishvakarma , Stable, reliable, and bit-interleaving 12T SRAM for space applications: A device circuit co-design, IEEE Trans. Semicond. Manuf. 30 (2017) 276–284. Web of Science, Google Scholar
3. Y-J. Yeh and S-Y. Kuo , An optimization-based multiple-voltage scaling technique for low-power cmos digital design, J. Circuit Syst. Comp. 11 (2002) 365–375. Link, Web of Science, Google Scholar
4. S. Lin, Y-B. Kim and F. Lombardi , Design and analysis of a 32nm PVT tolerant CMOS SRAM cell for low leakage and high stability, Integr. VLSI J. 43 (2010) 176–187. Web of Science, Google Scholar
5. K. Agarwal and S. Nassif , The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16 (2008) 86–97. Web of Science, Google Scholar
6. R. C. Baumann , Soft errors in commercial integrated circuits, Int. J. High Speed Electron. Syst. 14 (2004) 299–309. Link, Google Scholar
7. Y.-W. Chiu, Y.-H., Hu, M.-H. Tu, J.-K. Zhao, Y.-H., Chu, S.-J. Jou and C.-T. Chuang, 40 nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist, IEEE Trans. Circuits Syst.-I: Regul. Pap. 61 (2014) 2578–2585. Google Scholar
8. M. F. Chang, S.-W. Chang, P.-W. Chou and W.-C. Wu , A 130mV SRAM with expanded write and read margins for subthreshold applications, IEEE J. Solid State Circuits 46 (2011) 520–529. Web of Science, Google Scholar
9. L. Chang, R. K. Montoye, Y. Nakamura, K. A. Batson, R. J. Eickemeyer, H. Robert, R. H. Dennard, W. Haensch and D. Jamsek , An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches, IEEE J. Solid State Circuits 43 (2008) 956–963. Web of Science, Google Scholar
10. T-H. Kim, J. Liu, J. Keane and C. H. Kim , A 0.2V, 480kb subthreshold SRAM with 1k cells per bitline for ultra-low-voltage computing, IEEE J. Solid State Circuits 43 (2008) 518–529. Web of Science, Google Scholar
11. J. Kim and P. Mazumder , A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40nm CMOS, Integr. VLSI J. 57 (2017) 1–10. Web of Science, Google Scholar
12. S. R. Mansore and R. S. Gamad , A data-aware write-assist 10T SRAM cell with bit-interleaving capability, Turkish J. Electr. Eng. 26 (2018) 2361–2373. Web of Science, Google Scholar
13. J. P. Kulkarni and K. Roy , Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design, IEEE Trans. Very Large Scale Integr. VLSI Syst. 20 (2012) 319–332. Web of Science, Google Scholar
14. C.-H. Lo and S.-Y. Huang , P.-P.-N. based 10T SRAM cell for low-leakage and resilient subthreshold operation, IEEE J. Solid State Circuits 46 (2011) 695–704. Web of Science, Google Scholar
15. Y.-H. Chien and J.-S. Wang, A 0.2 V 32-Kb 10T SRAM with 41 nW standby power for IoT applications, IEEE Trans. Circuits Syst.-I: Regul. Pap. 65 (2018) 2443–2454. Google Scholar
16. Predictive Technology Model (PTM). Available: http://ptm.asu.edu/modelcard/HP/32nm_HP.pm, accessed on March 2, 2018. Google Scholar
17. E. Seevinck, F. J. List and J. Lohstroh , Static-noise margin analysis of MOS SRAM cells, IEEE J. Solid State Circuits 22 (1987) 748–754. Web of Science, Google Scholar
18. A. Islam and M. Hasan , Leakage characterization of 10T SRAM cell, IEEE Trans. Electron Devices 53 (2012) 631–638. Web of Science, Google Scholar
19. Ruchi and S. Dasgupta , Compact analytical model to extract write static noise margin (WSNM) for SRAM cell at 45-nm and 65-nm nodes, IEEE Trans. Semicond. Manuf. 31 (2018) 136–143. Web of Science, Google Scholar
20. J. Azeez, A. J. Bhavnagarwala, S. Kosonocky, C. Radens, Y. Chan, K. Stawiasz, U. Srinivasan, S. P. Kowalczyk and M. M. Ziegler , A Sub-600-mV fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing, IEEE J. Solid State Circuits 43 (2008) 946–955. Web of Science, Google Scholar
21. J. P. Kulkarni, K. Kim and K. Roy , A 160mV robust Schmitt trigger based subthreshold SRAM, IEEE J. Solid State Circuits 42 (2007) 2303–2313. Web of Science, Google Scholar
22. G. Pasandi and S. M. Fakhraie , An 8T low-voltage and low-leakage half-selection disturb-free SRAM using bulk-CMOS and FinFETs, IEEE Trans. Electron Devices 61 (2014) 2357–2363. Web of Science, Google Scholar
23. S. R. Mansore, R. S. Gamad and D. K. Mishra , A single-ended read decoupled 9T SRAM cell for low power applications, Proc. IEEE Int. Symp. Nanoelectronic and Information Syst., Bhopal, India, 2017, pp. 220–223. Google Scholar
24. A. Calimera, E. Macii, E. Macii and M. Soncino, Design techniques and architectures for low-leakage SRAMs, IEEE Trans. Circuits Syst.-I: Regul. Pap. 59 (2012) 1992–2007. Google Scholar