Research PaperNo Access

16-Bit Comparator in Quantum-Dot Cellular Automata (QCA) Technology Using XOR Gates

Patthi Aruna

https://orcid.org/0009-0009-7378-767X

School of Electronics Engineering, VIT-AP University, Amaravati, Andhra Pradesh, India

E-mail Address: aruna.21phd7022@vitap.ac.in

Search for more papers by this author

and

Gurumurthy Komanapalli

https://orcid.org/0000-0001-8067-7254

School of Electronics Engineering, VIT-AP University, Amaravati, Andhra Pradesh, India

E-mail Address: gurumurthy.k@vitap.ac.in

Corresponding author.

Search for more papers by this author

https://doi.org/10.1142/S0218126625500689Cited by:0 (Source: Crossref)

Abstract

Quantum-dot cellular automata (QCA) technology is one of the nanotechnologies which attracted a great deal of consideration because of features like the speed of the circuit, low-power utilization and small size. In digital electronics, the comparator plays a vital role, due to its vast area of applications like state machine design, digital testing and fault tolerance, digital control systems, etc. This paper proposes a 4-bit/8-bit/16-bit comparator in QCA technology using the XOR Gate. The proposed method is an efficient method, which has two stages: finding whether the inputs are equal or not in stage 1 and less than or greater than in stage 2 using an XOR gate. The proposed comparator circuits have less area and cost with less delay as compared to the previous works. The proposed energy calculations are carried out with the QCA DesignerE tool, and it is observed that the proposed structures are energy efficient. In addition, the proposed comparators are simulated and synthesized with Vivado design suite 2021.1 and implemented on the Virtex UltraScale VCU129-PP FPGA board.

The paper was recommended by Regional Editor Emre Salman.

Keywords:

References

1. A. H. Majeed, E. Alkaldy, M. S. Zainal and D. Md Nor , Synchronous counter design using novel level sensitive T-FF in QCA technology, J. Low Power Electron. Appl. 9 (2019) 1–13. Crossref, Google Scholar
2. A. H. Majeed, B. A. Salih, M. S. Zainal and D. Md Nor , Power efficient optimal structure CAM-cell in QCA technology, Indian J. Sci. Technol. 12 (2019) 1–6. Crossref, Google Scholar
3. E. Alkaldy, A. H. Majeed, M. S. Zainal and D. Md Nor , Optimum multiplexer design in quantum-dot cellular automata, Indones. J. Electr. Eng. Comput. Sci. 17 (2020) 148–155. Google Scholar
4. A. H. Majeed, M. S. Zainal, E. Alkaldy and D. Md Nor , Full adder circuit design with novel lower complexity XOR gate in QCA technology, Trans. Electr. Electron. Mater. 21 (2020) 198–207. Crossref, Web of Science, Google Scholar
5. C. Chua, R. B. N. Kumar and B. Sireesha , Design and analysis of low-power and area efficient N-bit parallel binary comparator, Analog Integr. Circuits Signal Process. 92 (2017) 225–231. Crossref, Web of Science, Google Scholar
6. P. Aruna and G. Komanapalli , A quantum cost efficient reversible multiplexer for low power applications, 2023 3rd Int. Conf. Artificial Intelligence and Signal Processing (AISP) ( IEEE, 2023), pp. 1–4. Crossref, Google Scholar
7. A. H. Majeed, E. AlKaldy, M. S. Zainal and D. Md Nor , A new 5-input majority gate without adjacent inputs crosstalk effect in QCA technology, Indones. J. Electr. Eng. Comput. Sci. 14 (2019) 1159–1164. Google Scholar
8. R. Singh and D. K. Sharma , Design of efficient multilayer RAM cell in QCA framework, Circuit World 47 (2020) 31–41. Crossref, Web of Science, Google Scholar
9. Y. Ji , A new design of fault-tolerant digital comparator based on quantum dot cellular automata, Analog Integr. Circuits Signal Process. 109 (2021) 563–570. Crossref, Web of Science, Google Scholar
10. L. Wu, Z. Shen and Y. Ji , Design and FPGA implementation of optimized 32-bit vedic multiplier and square architectures, Analog Integr. Circuits Signal Process. 109 (2021) 553–562. Crossref, Web of Science, Google Scholar
11. R. Farazkish, S. Sayedsalehi and K. Navi , Novel design for quantum dots cellular automata to obtain fault-tolerant majority gate, J. Nanotechnol. 2012 (2012) 943406. Crossref, Google Scholar
12. A. H. Majeed, M. S. Zainal, E. Alkaldy and D. Md Nor , Single-bit comparator in quantum-dot cellular automata (QCA) technology using novel QCA-XNOR gates, J. Electron. Sci. Technol. 19 (2021) 100078. Crossref, Google Scholar
13. C. Chua and R. B. N. Kumar , An improved design and simulation of low-power and area efficient parallel binary comparator, Microelectron. J. 66 (2017) 84–88. Crossref, Web of Science, Google Scholar
14. V. K. Sharma , Optimal design for digital comparator using QCA nanotechnology with energy estimation, Int. J. Numer. Model. 34 (2021) e2822. Crossref, Web of Science, Google Scholar
15. M. Gao, J. Wang, S. Fang, J. Nan and L. Daming , A new nano design for implementation of a digital comparator based on quantum-dot cellular automata, Int. J. Theor. Phys. 60 (2021) 2358–2367. Crossref, Web of Science, Google Scholar
16. L. Jun-Wen and X. Yin-Shui , A novel design of quantum-dots cellular automata comparator using five-input majority gate, 2018 14th IEEE Int. Conf. Solid-State and Integrated Circuit Technology (ICSICT), Vol. 42 ( IEEE, 2018), pp. 1–3. Crossref, Google Scholar
17. M. Hayati and A. Rezaei , Design and optimization of full comparator based on quantum dot cellular automata, ETRI J. 34 (2012) 284–287. Crossref, Web of Science, Google Scholar
18. F. Deng, G. Xie, Y. Zhang, F. Peng and H. Lv , A novel design and analysis of comparator with XNOR gate for QCA, Microprocess. Microsyst. 55 (2017) 131–135. Crossref, Web of Science, Google Scholar
19. A. Shiri, A. Rezai and H. Mahmoodian , Design of efficient coplanar 1-bit comparator circuit in QCA technology, Electron. Energ. 32 (2019) 119–128. Google Scholar
20. D. Ajitha, K. V. Ramanaiah and V. Sumalatha , A novel design of cascading serial bit-stream magnitude comparator using QCA, 2014 Int. Conf. Advances in Electronics Computers and Communications ( IEEE, 2014), pp. 1–6. Crossref, Google Scholar
21. S. S. Roy, C. Mukherjee, S. Panda, A. K. Mukhopadhyay and B. Maji , Layered T comparator design using quantum-dot cellular automata, 2017 Devices for Integrated Circuit (DevIC) ( IEEE, 2017), pp. 90–94. Crossref, Google Scholar
22. Y. Zhang, F. Deng, X. Cheng and G. Xie , A coplanar XOR using NAND-NOR-inverter and five-input majority voter in quantum-dot cellular automata technology, Int. J. Theor. Phys. 59 (2020) 84–501. Crossref, Web of Science, Google Scholar
23. M. N. Asfestani and S. R. Heikalabad , A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures, Physica B 512 (2017) 91–99. Crossref, Web of Science, Google Scholar
24. J. Maharaj and S. Muthurathinam , Effective RCA design using quantum dot cellular automata, Microprocess. Microsyst. 73 (2020) 102964. Crossref, Web of Science, Google Scholar
25. S.-S. Ahmadpour, M. Mosleh and S. R. Heikalabad , The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate, J. Supercomput. 76 (2020) 1–31. Crossref, Web of Science, Google Scholar
26. QCA Designer Tool, https://qcadesigner.software.informer.com/2.0/. Google Scholar
27. B. Safaiezadeh et al., Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology, Opt. Quant. Electron. 53 (2021) 1–16. Crossref, Web of Science, Google Scholar
28. B. Y. Al-Shar and H. Q. R. Al-Zoubi , 2-bit equality comparator in QCA nanotechnology based on a new modified efficient EX-NOR structures, Int. J. Eng. Trends Technol. 71 (2023) 66–75. Crossref, Google Scholar
29. R. Akbari-Hasanjani, M. A. Mianroodi and R. Sabbaghi-Nadooshan , Optimal design of two-bit QCA comparator circuits, Proc. Natl. Acad. Sci. India A, Phys. Sci. 94 (2023) 27–36. Crossref, Web of Science, Google Scholar
30. FPGA Board, https://www.xilinx.com/products/boards-and-kits/vcu129-pp.html. Google Scholar