World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.

MANY-VALUED R-S MEMORY CIRCUITS

    https://doi.org/10.1142/S0218488508005388Cited by:0 (Source: Crossref)

    In this paper we present a many-valued memory circuit based on a generalization of the R-S memory circuit known from the two-valued logical circuits.

    Based on this many-valued R-S memory circuit we introduce a many-valued level-controlled memory circuit and a many-valued edge-controlled memory circuit of type “master-slave”.

    We discuss problems of the stability of the circuit with respect to small errors of input and output signals as well as to small errors of the gates. We show that the stability can be preserved by restricting the set of logical values, i.e. the interval [0, 1], to a finite discrete subset of this interval.

    We find the set of many-valued operations which are suitable for the implementation of the many-valued R-S memory circuit.