System Upgrade on Tue, May 28th, 2024 at 2am (EDT)
Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.
Results: 1 - 1of1
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
10 Gigabit Ethernet Data Frame Reconstruction Based on FPGA
Preview AbstractImproving network transmission efficiency is an important issue in 10 Gigabit Ethernet (10GigE) transmission. FPGA functions by receiving, sorting, combining and repacking required UDP protocol frames, before sending them to the downstream receiver. This design has high efficiency and low delay through FPGA hardcore programming. The start, stop and necessary parameters for the frame reconstruction are controlled and configured by the upper computer software, providing easy modification and good adaptation. The design can effectively improve the utilization of 10GigE transmission link, optimize the network environment, and enhance the processing efficiency of downstream receiving device.