No Access

LADDER-NETWORK-BASED MODEL FOR INTERCONNECTS AND TRANSMISSION LINES TIME DELAY AND CUTOFF FREQUENCY DETERMINATION

Department of Electrical Engineering, University of L'Aquila, Monteluco di Roio, L'Aquila, 67040, Italy

and

UAq EMC Laboratory, Department of Electrical Engineering, University of L'Aquila, Monteluco di Roio, L'Aquila, 67040, Italy

Search for more papers by this author

https://doi.org/10.1142/S0218126607003794Cited by:9 (Source: Crossref)

Abstract

Half-T RC ladder networks (LNs) are proven to be first-order models of transmission lines (TLs) and interconnections. In this paper, the determination of LNs electrical characteristics, in terms of internal electrical parameters and number of cells, has allowed to calculate, in an approximated but very accurate way, the time delay and cutoff frequency of open-ended RC LN. Numerical examples on real designs confirm the validity of the proposed method in terms of robustness and accuracy.

Keywords:

References

M. Celik , L. Pileggi and A. Odabasioglu , IC Interconnect Analysis ( Kluwer Academic Publishers , 2002 ) . Google Scholar
R. Gupta, S. Kim and L. Pileggi, IEEE Trans. Computer-Aided Design 15, 184 (1996), DOI: 10.1109/43.486664. Crossref, Web of Science, Google Scholar
R. Gupta and L. T. Pileggi, IEEE Trans. Circuits Syst. I 41, 580 (1996). Google Scholar
M. Celik and L. Pileggi, IEEE Trans. Computer-Aided Design 18, 293 (1999), DOI: 10.1109/43.748159. Crossref, Web of Science, Google Scholar
Y. Ismail, IEEE Trans. Very Large Scale Integration 11, 900 (2003), DOI: 10.1109/TVLSI.2003.817138. Crossref, Web of Science, Google Scholar
T. Chen, S. Pan and Y. Chang, IEEE Trans. Very Large Scale Integration 12, 28 (2004), DOI: 10.1109/TVLSI.2003.820529. Crossref, Web of Science, Google Scholar
F. Liu, C. Chandramouli and C. Alpert, IEEE Trans. Computer-Aided Design 23, 443 (2004), DOI: 10.1109/TCAD.2004.823343. Crossref, Web of Science, Google Scholar
M. Gander and A. Ruehli, IEEE Trans. Circuits Syst. I 51, 755 (2004), DOI: 10.1109/TCSI.2004.826193. Crossref, Google Scholar
C. Alpertet al., IEEE Trans. Computer-Aided Design 23, 1661 (2004), DOI: 10.1109/TCAD.2004.837727. Crossref, Web of Science, Google Scholar
L. W. Nagel, SPICE: A computer program to simulate semiconductor circuits. Electr. Res. Lab. Rep. ERL M520, University of California, Berkeley (1975) . Google Scholar
L. T. Pillage and R. A. Rohrer, IEEE Trans. Computer-Aided Design 9, 352 (1990), DOI: 10.1109/43.45867. Crossref, Web of Science, Google Scholar
V. Raghavan, J. E. Bracken and R. A. Rohrer, AWESpice: A general tool for the accurate and efficient simulation of interconnect problems, Proc. 29th ACM/IEEE Design Automation Conf. (1992) pp. 555–560. Google Scholar
W. C. Elmore, J. Appl. Phys. 19, 55 (1948), DOI: 10.1063/1.1697872. Crossref, Web of Science, Google Scholar
T. Sakurai, IEEE Trans. Solid State Circuits 18, 418 (1983), DOI: 10.1109/JSSC.1983.1051966. Crossref, Web of Science, Google Scholar
T. Sakurai, IEEE Trans. Electron Dev. 40, 118 (1993), DOI: 10.1109/16.249433. Crossref, Web of Science, Google Scholar
A. B. Khang and S. Muddu, A general methodology for response and delay computations in VLSI interconnects, Technical Report TR-940 015, University of California, Los Angeles (1994) . Google Scholar
A. B. Khang and S. Muddu, Accurate analytical delay models for VLSI interconnects, Technical Report TR-950 034, University of California, Los Angeles (1995) . Google Scholar
C. J. Alpert, A. Devgan and C. V. Kashyap, IEEE Trans. Computer-Aided Design 20, 571 (2001), DOI: 10.1109/43.920682. Crossref, Web of Science, Google Scholar
A. Abou-Seido, B. Nowak and C. Chu, IEEE Trans. Very Large Scale Integration 12, 691 (2004), DOI: 10.1109/TVLSI.2004.830932. Crossref, Web of Science, Google Scholar
G. Antonini and G. Ferri, IEE Proc. Sci. Measurement Technol. 151, 211 (2003), DOI: 10.1049/ip-smt:20040092. Crossref, Web of Science, Google Scholar
G. Antonini and G. Ferri, IEEE Trans. Electromagnetic Compatibility 46, 529 (2004), DOI: 10.1109/TEMC.2004.837684. Crossref, Web of Science, Google Scholar
G. Antonini, IEEE Trans. Microwave Theor. Techn. 52, 2227 (2004), DOI: 10.1109/TMTT.2004.834581. Crossref, Web of Science, Google Scholar
M. Faccio , G. Ferri and A. D'Amico , Applications of Fibonacci Numbers , eds. G. E. Bergum et al. ( Kluwer Academic Publishers , 1990 ) . Google Scholar
M. Faccio, G. Ferri and A. D'Amico, IEEE Trans. Circuits Syst. I 38, 1377 (1991). Crossref, Google Scholar
G. Ferri, M. Faccio and A. D'Amico, Fibonacci Quart. 30, 62 (1992). Web of Science, Google Scholar
G. Rezai-Rad and A. Cheldavi, J. Circuits Syst. Comput. 14, 973 (2005), DOI: 10.1142/S0218126605002763. Link, Web of Science, Google Scholar
R. Achar and M. Nakhla, Proc. IEEE 89, 693 (2001), DOI: 10.1109/5.929650. Crossref, Web of Science, Google Scholar
M. S. Nakhlaet al., IEEE Trans. Microwave Theor. Techn. 47, 2450 (1999). Web of Science, Google Scholar
A. Dounavis, R. Achar and M. Nakhla, IEEE Trans. Adv. Packaging 23, 382 (2000), DOI: 10.1109/6040.861551. Crossref, Web of Science, Google Scholar
A. Dounavis, R. Achar and M. Nakhla, IEEE Trans. Microwave Theor. Techn. 49, 1686 (2001), DOI: 10.1109/22.954772. Crossref, Web of Science, Google Scholar
I. M. Elfadelet al., IEEE Trans. Adv. Packaging 25, 143 (2002), DOI: 10.1109/TADVP.2002.803270. Crossref, Web of Science, Google Scholar
Y. Ismail and E. G. Friedman, IEEE Trans. Very Large Scale Integration 8, 691 (2000). Crossref, Web of Science, Google Scholar
Y. Ismail, IEEE Trans. Very Large Scale Integration 10, 685 (2002), DOI: 10.1109/TVLSI.2002.808445. Crossref, Web of Science, Google Scholar
G. Palumbo and M. Poli, IEEE Trans. Circuits Syst. 50, 572 (2003). Crossref, Google Scholar
N. Weste and K. Eshraghian , Principles of CMOS VLSI Design (A System Perspective) ( Addison Wesley Publishing Company , Reading, MA , 1994 ) . Google Scholar
S. Kang and Y. Leblebici , CMOS Digital Integrated Circuits ( McGraw-Hill Book Company , 1999 ) . Google Scholar
J. Rabaey , Digital Integrated Circuits (A Design Perspective) ( Prentice Hall , Englewood Cliffs, NJ , 1996 ) . Google Scholar
J. Uyemura , CMOS Logic Circuit Design ( Kluwer Academic Publishers , Norwell, MA , 1999 ) . Google Scholar
K. Martin , Digital Integrated Circuits ( Oxford University Press , Oxford, UK , 2000 ) . Google Scholar
A. Chandrakasan , W. Bowhill and F. Fox (eds.) , Design of High-Performance Microprocessor Circuits ( IEEE Press , New York, Piscataway, NJ , 2001 ) . Google Scholar
C. R. Paul , Analysis of Multiconductor Transmission Lines ( John Wiley & Sons , New York, NY , 1992 ) . Google Scholar
J. B. Faria , Multiconductor Transmission-Line Structures: Modal Analysis Technique ( John Wiley & Sons , New York, NY , 1993 ) . Google Scholar
R. Achar and M. Nakhla, Proc. IEEE 89, 693 (2001), DOI: 10.1109/5.929650. Crossref, Web of Science, Google Scholar
L. Pillegi , R. Rohrer and C. Visweswariah , Electronic Circuits and System Simulation Methods ( McGraw-Hill Book Company , 1995 ) . Google Scholar
Y. I. Ismail, E. G. Friedman and J. L. Neves, IEEE Trans. Computer-Aided Design 19, 83 (2000), DOI: 10.1109/43.822622. Crossref, Web of Science, Google Scholar
J. L. Wyatt , Circuit Analysis, Simulation and Design ( Elsevier Science Publishers B. V. (North-Holland) , The Netherlands , 1987 ) . Google Scholar
A. Dounavis, R. Achar and M. Nakhla, Passive closed-form time domain macromodels for on-chip distributed rc interconnect, Proc. IEEE Custom Integrated Circuits Conf. (2002) pp. 509–512. Google Scholar