No Access

THEORETICAL AND EXPERIMENTAL EVALUATION OF THE PHASE NOISE BEHAVIOR OF A DUAL-LOOP FREQUENCY SYNTHESIZER FOR 5-GHz WLANs

FOTIS PLESSAS

Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece

Search for more papers by this author

SOFIA VATTI

Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece

Search for more papers by this author

, and

GRIGORIOS KALIVAS

Department of Electrical and Computer Engineering, University of Patras, Rion 26500, Greece

Search for more papers by this author

https://doi.org/10.1142/S0218126607003800Cited by:0 (Source: Crossref)

Abstract

This paper presents the analysis and experimental evaluation of a modified dual-loop phase-locked loop synthesizer, using the phase noise transfer functions resulting from the linear model of the synthesizer. The different arrangement in the high-frequency loop, in contrast to previous reported series-connected dual-loop topologies, offers various advantages, such as improved phase noise, finer resolution, and lower spurious levels. Discrete elements are used to implement a prototype system for testing. This adds to the flexibility of the design and allows for experimental optimization of the loop trade-offs. The synthesizer generates signals in the 4850 MHz to 5050 MHz range with a 10 MHz resolution and can match the specifications for wireless LANs operating at 5 GHz. The design resulted in a prototype with very good characteristics suitable for future integration.

Keywords:

References

J. F. Parker and D. Ray, IEEE J. Solid-State Circuits 33, 337 (1988), DOI: 10.1109/4.661199. Crossref, Web of Science, Google Scholar
S. Willinghamet al., An integrated 2.5GHz ΣΔ frequency synthesizer with 5 μs settling and 2 Mb/s closed loop modulation, Proc. ISSCC Digest Technical Papers (2000) pp. 200–201. Google Scholar
C. W. Lo and H. C. Luong, IEEE J. Solid-State Circuits 37, 459 (2002). Web of Science, Google Scholar
E. Temporitiet al., IEEE J. Solid-State Circuits 39, 1446 (2004), DOI: 10.1109/JSSC.2004.831598. Crossref, Web of Science, Google Scholar
S. Pamarti, L. Jansson and I. Galton, IEEE J. Solid-State Circuits 39, 49 (2004), DOI: 10.1109/JSSC.2003.820858. Crossref, Web of Science, Google Scholar
Y.-C. Yanget al., IEEE J. Solid-State Circuits 41, 2500 (2006), DOI: 10.1109/JSSC.2006.883325. Crossref, Web of Science, Google Scholar
T. Kan, G. Leung and H. C. Luong, IEEE J. Solid-State Circuits 37, 1012 (2002), DOI: 10.1109/JSSC.2002.800977. Crossref, Web of Science, Google Scholar
S. Shina, Design of an integrated CMOS PLL frequency synthesizer, Proc. 2002 Melecon (2002) pp. 220–224. Google Scholar
W. S. Yan and H. C. Luong, IEEE J. Solid-State Circuits 36, 204 (2001), DOI: 10.1109/4.902761. Crossref, Web of Science, Google Scholar
S. Pelleranoet al., IEEE J. Solid-State Circuits 39, 378 (2002), DOI: 10.1109/JSSC.2003.821784. Crossref, Web of Science, Google Scholar
L. Perraudet al., IEEE J. Solid-State Circuits 39, 2226 (2004), DOI: 10.1109/JSSC.2004.836332. Crossref, Web of Science, Google Scholar
M. Zargariet al., IEEE J. Solid-State Circuits 39, 2239 (2004), DOI: 10.1109/JSSC.2004.836349. Crossref, Web of Science, Google Scholar
R. Aholaet al., IEEE J. Solid-State Circuits 39, 2250 (2004), DOI: 10.1109/JSSC.2004.836334. Crossref, Web of Science, Google Scholar
T. Lee, H. Samavati and H. Rategh, IEEE Trans. Microwave Theor. Tech. 50, 268 (2002), DOI: 10.1109/22.981280. Crossref, Web of Science, Google Scholar
J. R. Smith , Modern Communication Circuits ( McGraw-Hill , New York , 1998 ) . Google Scholar
B. Razavi, Challenges in the design of frequency synthesizers for wireless applications, Proc. IEEE Custom Integrated Circuits Conf. (1997) pp. 395–402. Google Scholar
V. Kroupa, IEEE Trans. Commun. 30, 2244 (1982), DOI: 10.1109/TCOM.1982.1095404. Crossref, Web of Science, Google Scholar
D. Banerjee, PLL Performance, Simulation and Design, National Semiconductor (1998), http://www.national.com . Google Scholar