No Access

A REVIEW OF CMOS TIME-TO-DIGITAL CONVERTER

ZIXUAN WANG

ASIC Research Centre, Southeast University, 2# Sipailou, Nanjing 210096, P. R. China

Corresponding author.

Search for more papers by this author

CHENG HUANG

ASIC Research Centre, Southeast University, 2# Sipailou, Nanjing 210096, P. R. China

Search for more papers by this author

, and

JIANHUI WU

ASIC Research Centre, Southeast University, 2# Sipailou, Nanjing 210096, P. R. China

Search for more papers by this author

https://doi.org/10.1142/S0218126614300013Cited by:7 (Source: Crossref)

Abstract

Nowadays time-to-digital converter (TDC) is the most popular method of time measurement in many applications. The CMOS process, which gains an advantage over Emitter Coupled Logic (ECL) and GaAs in cost and portability, provides sufficient space for TDC development. This paper presents a review of CMOS TDCs classified by circuit topologies and performance. For each TDC structure, the principle exposition and performance analysis are given in detail. Moreover, a comparison among all kinds of TDCs mentioned in this paper is presented in tabular form. Finally, we discuss the obstacle to the development of TDC and the possible tendency for future work in summary.

This paper was recommended by Regional Editor Tongquan Wei.

Keywords:

References

F. M. Newcomer and R. Van Berg , IEEE Trans. Nuclear Sci. 42 , 745 ( 1995 ) . Crossref, Web of Science, Google Scholar
R. B. Staszewskiet al., Time-to-digital converter for RF frequency synthesis in 90 nm CMOS, Radio Frequency Integrated Circuits (RFIC) Symposium (2005) pp. 473–476. Google Scholar
J. Nissinen, P. Palojarvi and J. Kostamovaara, A CMOS receiver for a pulsed time-of-flight laser rangefinder, ESSCIRC '03. Proc. 29th European Solid-State Circuits Conference, 2003 (2003) pp. 325–328. Google Scholar
R. B. Tomlinson and R. L. Brown , IEEE Trans. Nuclear Sci. 11 , 28 ( 1964 ) . Crossref, Web of Science, Google Scholar
E. Raisanen-Ruotsalainen, T. Rahkonen and J. Kostamovaara, Time interval measurements using time-to-voltage conversion with built-in dual-slope A/D conversion, IEEE Int. Symp. Circuits and Systems5 (1991) pp. 2573–2576. Google Scholar
A. E. Stevens et al. , IEEE J. Solid-State Circuits 24 , 1748 ( 1989 ) . Crossref, Web of Science, Google Scholar
J. W. Dawson and D. Underwood , IEEE Trans. Nuclear Sci. 28 , 610 ( 1981 ) . Crossref, Web of Science, Google Scholar
J. Kostamovaaraet al., ECL and CMOS ASICs for time-to-digital conversion, Proc. Second Annual IEEE ASIC Seminar and Exhibit, 1989 (1989) pp. P5-2–1-4. Google Scholar
S. Henzler , Time-to-Digital Converters ( Springer , Berlin , 2010 ) . Crossref, Google Scholar
Y. Arai and T. Baba, A CMOS time to digital converter VLSI for high-energy physics, in 1988 Symp. VLSI Circuits, 1988. Digest of Technical Papers, Tokyo (1988), pp. 121–122 . Google Scholar
H. Chorng-Sii, C. Poki and T. Hen-Wai, A high-precision time-to-digital converter using a two-level conversion scheme, 2003 IEEE Nuclear Science Symposium Conference Record1 (2003) pp. 174–176. Google Scholar
R. B. Staszewski et al. , IEEE Trans. Circuits and Systems II: Express Briefs 53 , 220 ( 2006 ) . Crossref, Web of Science, Google Scholar
R. B. Staszewski, K. Waheed, S. Vemulapalli, F. Dulger, J. Wallberg, C. Hung and O. Eliezer, Spur-free all-digital PLL in 65 nm for mobile phones, in IEEE Int. Solid-State Circuits Conference, 2011. ISSCC 2011. Digest of Technical Papers, San Francisco (2011), pp. 52–54 . Google Scholar
I. Barshir et al. , IEEE J. Solid-State Circuits 46 , 403 ( 2011 ) . Crossref, Web of Science, Google Scholar
R. B. Staszewski et al. , IEEE J. Solid-State Circuits 46 , 2904 ( 2011 ) . Crossref, Web of Science, Google Scholar
L. Yueet al., A 6ps resolution pulse shrinking time-to-digital converter as phase detector in multi-mode transceiver, 2008 IEEE Radio and Wireless Symp. (2008) pp. 163–166. Google Scholar
K. Karadamoglou et al. , IEEE J. Solid-State Circuits 39 , 214 ( 2004 ) . Crossref, Web of Science, Google Scholar
P. Chen , L. Shen-Luan and W. Jingshown , IEEE Trans. Circuits Syst. II: Analog Digital Signal Process. 47 , 954 ( 2000 ) . Crossref, Google Scholar
E. Raisanen-Ruotsalainen , T. Rahkonen and J. Kostamovaara , IEEE J. Solid-State Circuits 30 , 984 ( 1995 ) . Crossref, Web of Science, Google Scholar
L. Yueet al., Multi-stage pulse shrinking time-to-digital converter for time interval measurements, European Microwave Integrated Circuit Conference, 2007. EuMIC 2007 (2007) pp. 267–270. Google Scholar
T. Toifl et al. , IEEE Trans. Nuclear Sci. 46 , 139 ( 1999 ) . Crossref, Web of Science, Google Scholar
W. B. Pierce , IEEE Trans. Nuclear Sci. 32 , 95 ( 1985 ) . Crossref, Web of Science, Google Scholar
T. Rahkonen, J. Kostamovaara and S. Saynajakangas, Time interval measurements using integrated tapped CMOS delay lines, 1989 Proc. 32nd Midwest Symp. Circuits and Systems (1989) pp. 201–205. Google Scholar
T. Rahkonen and J. Kostamovaara, The use of stabilized CMOS delay lines in the digitization of short time intervals, IEEE Int. Symp. Circuits and Systems, 1991 (1991) pp. 2252–2255. Google Scholar
B. M. Helal et al. , IEEE J. Solid-State Circuits 43 , 855 ( 2008 ) . Crossref, Web of Science, Google Scholar
B. M. Helalet al., A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation, 2007 IEEE Symp. VLSI Circuits (2007) pp. 166–167. Google Scholar
H. Chun-Ming, M. Z. Straayer and M. H. Perrott, A low-noise, wide-BW 3.6 GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation, in IEEE Int. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers (2008), pp. 340–617 . Google Scholar
M. Z. Straayer and M. H. Perrott , IEEE J. Solid-State Circuits 44 , 1089 ( 2009 ) . Crossref, Web of Science, Google Scholar
P. Lu , A. Liscidini and P. Andreani , IEEE J. Solid-State Circuits 47 , 1626 ( 2012 ) . Crossref, Web of Science, Google Scholar
D. W. Jee et al. , IEEE J. Solid-State Circuits 47 , 875 ( 2012 ) . Crossref, Web of Science, Google Scholar
Y. Cao, W. D. Cock, M. Steyarert and P. Lauoux, A 1.7 mW 11b 1-1-1 MASH ΔΣ time-to-digital converter, in IEEE Int. Solid-State Circuits Conference, 2011. ISSCC 2011. Digest of Technical Papers (2011), pp. 480–482 . Google Scholar
Y. Cao et al. , IEEE J. Solid-State Circuits 47 , 2093 ( 2012 ) . Crossref, Web of Science, Google Scholar
A. M. Abas et al. , Electron. Lett. 38 , 1437 ( 2002 ) . Crossref, Web of Science, Google Scholar
R. Rashidzadeh, M. Ahmadi and W. C. Miller, Short time interval measurement using a time amplifer, Canadian Conf. Electrical and Computer Engineering, 2008. CCECE 2008 (2008) pp. 321–324. Google Scholar
L. Minjae and A. A. Abidi, A 9b, 1.25ps resolution coarse-fine time-to-digital converter in 90nm CMOS that amplifies a time residue, 2007 IEEE Symp. VLSI Circuits (2007) pp. 168–169. Google Scholar
Y. H. Seo et al. , IEEE J. Solid-State Circuits 47 , 736 ( 2012 ) . Crossref, Web of Science, Google Scholar
K. Kim et al. , IEEE J. Solid-State Circuits 48 , 1009 ( 2013 ) . Crossref, Web of Science, Google Scholar
J. S. Kim et al. , IEEE J. Solid-State Circuits 48 , 516 ( 2013 ) . Crossref, Web of Science, Google Scholar
A. Samarah and A. C. Carusone , IEEE J. Solid-State Circuits 48 , 1829 ( 2013 ) . Crossref, Web of Science, Google Scholar
W. Kim, J. Park, J. Kim, T. Kim, H. Park and D. K. Jeong, A 0.032mm2 3.1mW synthesized pixel clock generator with 30 psrms integrated jitter and 10-to-630 MHz DCO tuning range, in IEEE Int. Solid-State Circuits Conference, 2013. ISSCC 2013. Digest of Technical Papers (2013), pp. 250–252 . Google Scholar
V. Kratyuk, P. K. Hanumolu, K. Ok, K. Mayaram and M. Un-Ku, A digital PLL with a stochastic time-to-digital converter, in Symp. 2006. VLSI Circuits, 2006. Digest of Technical Papers (2006), pp. 31–32 . Google Scholar
S. Pellerano , P. Madoglio and Y. Palaskas , IEEE J. Solid-State Circuits 44 , 3422 ( 2009 ) . Crossref, Web of Science, Google Scholar
V. Kratyuk, P. K. Hanumolu, K. Ok, M. Un-Ku and K. Mayaram, IEEE Trans. Circuits Syst. I: Regular Papers 56 (2009) 1612–1621 . Google Scholar
F. Chi-Wei and W. Jieh-Tsorng, ADC clock jitter measurement and correction using a stochastic TDC, 2010 IEEE Asia Pacific Conf. Circuits and Systems (APCCAS) (2010) pp. 1007–1010. Google Scholar
C. W. Fan and J. T. Wu , IEEE Trans. Instrument. Measurement 58 , 3874 ( 2009 ) . Crossref, Web of Science, Google Scholar
M. Zanuso, P. Madoglio, S. Levantino, C. Samori and A. L. Lacaita, IEEE Trans. Circuits Syst. I: Regular Papers 57 (2010) 548–555 . Google Scholar
A. Mantyniemi , T. Rahkonen and J. Kostamovaara , IEEE J. Solid-State Circuits 44 , 3067 ( 2009 ) . Crossref, Web of Science, Google Scholar