No Access

A Trust-Driven Placement Approach: A New Perspective on Design for Hardware Trust

Seyed Mohammad Hossein Shekarian

Computer Engineering and Information Technology Department, Amirkabir University of Technology, Tehran, Iran

Search for more papers by this author

and

Morteza Saheb Zamani

Computer Engineering and Information Technology Department, Amirkabir University of Technology, Tehran, Iran

Corresponding author.

Search for more papers by this author

https://doi.org/10.1142/S0218126615501157Cited by:4 (Source: Crossref)

Abstract

During the last few years, hardware Trojan horses (HTHs) have become one of the most important threats to the security of very large scale integrated (VLSI) chips. Many efforts have been made to facilitate the process of HTH detection, mostly based on the power analysis of chips. The techniques would be more beneficial if trust-driven techniques are used during the system design. Whereas design for hardware trust (DFHT) is one of the fields of interest, most current approaches include ad-hoc and gate-level design techniques. This paper discusses the advantage of physical-level design approaches with integrated strategies for improving the HTH-detection probability. As a proof of concept, a placement technique is presented with the goal of enhancing the ability of HTH detection techniques based on local power signal analysis. Our results show that the background effects on power pads can be leveraged by a simple partitioning-based placement algorithm. Minimizing the background effects leads to a better Trojan-to-background-effect ratio and more (by about 1.7 times) Trojan detectability.

This paper was recommended by Regional Editor Emre Salman.

Keywords:

References

M. Tehranipoor and F. Koushanfar , IEEE Des. Test. Comput. 27 , 10 ( 2010 ) . Crossref, Google Scholar
D. Agrawalet al., Trojan detection using IC fingerprinting, Proc. Symp. Security Privacy (SP) (2007) pp. 296–310. Google Scholar
N. G. Tsoutsos, C. Konstantinou and M. Maniatakos, Advanced techniques for designing stealthy hardware Trojans, Proc. IEEE Int. Des. Autom. Conf. (DAC) (2014) pp. 1–4. Google Scholar
S. Adee , IEEE Spectr. 45 , 34 ( 2008 ) . Crossref, Web of Science, Google Scholar
X. Wanget al., Hardware Trojan detection and isolation using current integration and localized current analysis, Proc. IEEE Int. Conf. Defect Fault Tolerance (DFT) (2008) pp. 87–95. Google Scholar
T. Taghaviet al., Dragon2005: Large scale mixed-sized placement tool, Proc. Int. Symp. Physical Des. (ISPD) (2005) pp. 42–47. Google Scholar
S. Jha and S. K. Jha, Randomization based probabilistic approach to detect Trojan circuits, Proc. IEEE High-Assur. Syst. Eng. Symp. (HASE) (2008) pp. 117–124. Google Scholar
Y. Liu, K. Huang and Y. Makris, Hardware Trojan detection through golden chip-free statistical side-channel fingerprinting, Proc. IEEE Int. Des. Autom. Conf. (DAC) (2014) pp. 1–6. Google Scholar
H. Salmani and M. Tehranipoor , IEEE Trans. Inf. Forensics Security 7 , 76 ( 2012 ) . Crossref, Web of Science, Google Scholar
D. Rai and J. Lach, Performance of delay-based Trojan detection techniques under parameter variations, Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST) (2009) pp. 58–65. Google Scholar
S. Wei and M. Potkonjak , IEEE Trans. Very Large Scale Integr.(VLSI) Syst. 20 , 1049 ( 2012 ) . Crossref, Web of Science, Google Scholar
R. S. Chakraborty, S. Paul and S. Bhunia, On-demand transparency for improving hardware Trojan detectability, Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST) (2008) pp. 48–50. Google Scholar
M. Banga and M. Hsiao, VITAMIN: Voltage inversion technique to ascertain malicious insertion in ICs, Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST) (2009) pp. 104–107. Google Scholar
H. Salmani , M. Tehranipoor and J. Plusquellic , IEEE Trans. Very Large Scale Integr.(VLSI) Syst. 20 , 112 ( 2012 ) . Crossref, Web of Science, Google Scholar
J. Rajendranet al., Design and analysis of ring oscillator-based design-for-trust technique, Proc. IEEE VLSI Test Symp. (VTS) (2011) pp. 105–110. Google Scholar
A. Nejat , M. S. H. Shekarian and M. Saheb Zamani , Microprocess. Microsy. 38 , 246 ( 2014 ) . Crossref, Web of Science, Google Scholar
A. Davoodi , M. Li and M. Tehranipoor , IEEE Des. Test. Comput. 30 , 74 ( 2013 ) . Crossref, Google Scholar
N. Yoshimizu, Hardware Trojan detection by symmetry breaking in path delays, Proc. IEEE Int. Conf. Hardware-Oriented Security Trust (HOST) (2014) pp. 107–111. Google Scholar
R. S. Chakraborty and S. Bhunia, Security against hardware Trojan through a novel application of design obfuscation, Proc. Int. Conf. Comput.-Aided Des. (ICCAD) (2009) pp. 113–119. Google Scholar
J. Rajendranet al., Logic encryption: A fault analysis perspective, Proc. Des. Autom. Test Eur. (DATE) (2012) pp. 953–958. Google Scholar
K. Xiao and M. Tehranipoor, BISA: Built-in self-authentication for preventing hardware Trojan insertion, Proc. IEEE Int. Symp. Hardware-Oriented Security Trust (HOST) (2013) pp. 45–50. Google Scholar
Y. Jin, N. Kupp and Y. Makris, DFTT: Design for Trojan test, Proc. IEEE Int. Conf. Electronics Circ. Syst. (ICES) (2010) pp. 1168–1171. Google Scholar
M. Bilzoret al., Evaluating security requirements in a general-purpose processor by combining assertion checkers with code coverage, Proc. IEEE Int. Symp. Hardware-Oriented Security Trust (HOST) (2012) pp. 49–54. Google Scholar
L. W. Kim and J. D. Villasenor , IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19 , 1921 ( 2011 ) . Crossref, Web of Science, Google Scholar
Y. Jin, D. Maliuk and Y. Makris, Post-deployment trust evaluation in wireless cryptographic ICs, Proc. Des. Autom. Test Eur. (DATE) (2012) pp. 965–970. Google Scholar
Q. Yu and J. Frey, Exploiting error control approaches for Hardware Trojans on Network-on-Chip links, Proc. IEEE Int. Conf. Defect Fault Tolerance (DFT) (2013) pp. 266–271. Google Scholar
X. Cuiet al., High-level synthesis for run-time hardware Trojan detection and recovery, Proc. IEEE Int. Des. Autom. Conf. (DAC) (2014) pp. 1–6. Google Scholar
M. S. H. Shekarian, M. Saheb Zamani and S. Alami, Neutralizing a design-for-hardware-trust technique, Proc. IEEE Symp. Comput. Architecture Digital Syst. (CADS) (2013) pp. 73–78. Google Scholar
J. Rajendran, V. Jyothi and R. Karri, Blue team red team approach to hardware trust assessment, Proc. IEEE Conf. Comput. Des. (ICCD) (2011) pp. 285–288. Google Scholar
J. Ma, J. Lee and M. Tehranipoor, Layout-aware pattern generation for maximizing supply noise effects on critical paths, Proc. IEEE VLSI Test Symp. (VTS) (2009) pp. 221–226. Google Scholar
N. Sherwani, Algorithms for VLSI Physical Design Automation (Springer, New York, 2009) pp. 103–104. Google Scholar
F. N. Najm , IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2 , 446 ( 1994 ) . Crossref, Google Scholar
C. Sechen, Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing, Proc. IEEE Int. Des. Autom. Conf. (DAC) (1988) pp. 73–80. Google Scholar
P. Spindler , U. Schlichtmann and F. M. Johannes , IEEE Trans. Computer Aided Des. (TCAD) 27 , 1398 ( 2008 ) . Crossref, Web of Science, Google Scholar
C. Albrecht , IWLS 2005 Benchmarks , International Workshop on Logic Synthesis (IWLS) ( 2005 ) , http://iwls.org/iwls2005/benchmarks.html . Google Scholar