Smart image sensors with low data rate output are well fitted for security and surveillance tasks, since at lower data rates, power consumption is reduced and the image sensor can be operated with limited energy resources such as solar panels. In this paper, a new data transfer scheme is presented to reduce the data rate of the pixels which have undergone value change. Although different pixel difference detecting architectures have been previously reported but it is shown that the given method is more effective in terms of power dissipation and data transfer rate reduction. The proposed architecture is evaluated as a $100 \times 160$ $100 \times 160$ -pixel sensor in a standard CMOS technology and comparison with other data transfer approaches is performed in the same process and configuration.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. Y. S. Chen, W. Tang and E. Culurciello, A $64 \times 64$ $64 \times 64$ pixels UWB wireless temporal-difference digital image sensor, IEEE Int. Symp. Circuits and Systems (2010). Google Scholar
2. Z. Fu and E. Culurciello, A 1.2mW CMOS temporal-difference image sensor for sensor networks, IEEE Int. Symp. Circuits and Systems (2008), pp. 1064–1067. Google Scholar
3. D. M. Martínez and A. G. Andrade, FPGA implementation of dynamic channel assignment algorithm for cognitive wireless sensor networks, Int. J. Electron. 102 (2015) 1177–1189. Crossref, Web of Science, Google Scholar
4. D. Vardhan, Y. Vishnu, N. Murthy and M. N. Giri Prasad, Strategies in the design of low power wireless sensor network for the measurement and monitoring of physiological parameters, Int. J. Comput. Appl. Technol. Res. 2 (2013) 539–547. Google Scholar
5. D. Berends and G. S. van der Wal, Implementing real-time imaging systems using the Sarnoff Acadia II Vision Processor, Proc. SPIE 7710 (2010) 77100T. Google Scholar
6. J. Koo, I/O supply current synthesis for power integrity analysis of single-ended signaling scheme, IEEE 21st Conf. Electrical Performance of Electronic Packaging and System (2012). Google Scholar
7. M. Shanmugam and G. Choi, Power and area-optimized carry-select adder architecture for standard cell-based design, Int. J. Electron. 102 (2015) 1348–1360. Crossref, Web of Science, Google Scholar
8. E. Arslan, M. Yıldız and S. A. Minaei, Compact rail-to-rail CMOS buffer amplifier with very low quiescent current, Int. J. Electron. 102 (2015) 982–992. Crossref, Web of Science, Google Scholar
9. Y. C. Hung, S. H. Shieh and C. K. Tung, A survey of low-voltage low-power techniques and challenges for CMOS digital circuits, J. Circuits Syst. Comput. 20 (2011) 89–105. Link, Web of Science, Google Scholar
10. A. Nag and S. N. Pradhan, An autonomous clock gating technique in finite state machines based on registers partitioning, J. Circuits Syst. Comput. 25 (2016) 1650033. Link, Web of Science, Google Scholar
11. J. Shen, L. Geng and X. Wu, Low power pulse-triggered flip-flop based on clock triggering edge control technique, J. Circuits Syst. Comput. 24 (2015) 1550094. Link, Web of Science, Google Scholar
12. D. Nath, P. Choudhury and S. N. Pradhan, Hybrid approach of within-clock power gating and normal power gating to reduce power, J. Circuits Syst. Comput. 25 (2016) 1650044. Link, Web of Science, Google Scholar
13. M. Habibi and S. M. Sayedi, Geometric centre tracking of tagged objects using a low power demodulation smart vision sensor, IET Circuits Devices Syst. 4 (2010) 67–77. Crossref, Web of Science, Google Scholar
14. Y. M. Chi, U. Mallik, M. A. Clapp, E. Choi, G. Cauwenberghs and R. Etienne-Cummings, CMOS camera with in-pixel temporal change detection and ADC, IEEE J. Solid-State Circuits 42 (2007) 2187–2196. Crossref, Web of Science, Google Scholar
15. E. Park and E. Culurciello, Address-event video streaming over wireless sensor networks, IEEE Int. Symp. Circuits and Systems (2007). Google Scholar
16. J. A. Leñero-Bardallo, T. Serrano-Gotarredona and B. Linares-Barranco, A 3.6 s latency asynchronous frame-free event-driven dynamic-vision-sensor, IEEE J. Solid-State Circuits 46 (2011) 1443–1455. Crossref, Web of Science, Google Scholar
17. M. Habibi, A low power smart CMOS image sensor for surveillance applications, Isfahan MVIP Conf. (2010). Google Scholar
18. F. D. Oliveira, H. L. Haas, J. G. R. Gomes and A. Petraglia, CMOS imager with focal-plane analog image compression combining DPCM and VQ, IEEE Trans. Circuits Syst. 60 (2013) 1331–1344. Crossref, Google Scholar
19. Y. Oike and A. El Gamal, CMOS image sensor with per-column $Σ Δ$ $Σ Δ$ ADC and programmable compressed sensing, IEEE J. Solid-State Circuits 48 (2013) 318–328. Crossref, Web of Science, Google Scholar
20. F. D. Oliveira, H. L. Haas, J. G. R. Gomes and A. Petraglia, CMOS image sensor featuring current-mode focal-plane image compression, J. Integr. Circuits Syst. 8 (2013) 14–21. Crossref, Google Scholar
21. W. Zhang, Q. Fu and N.-J. Wu, A programmable vision chip based on multiple levels of parallel processors, IEEE J. Solid State Circuits 46 (2011) 2132–2147. Crossref, Web of Science, Google Scholar
22. L. Camunas-Mesa, A. Acosta-Jimenez, C. Zamarreno-Ramos, T. Serrano-Gotarredona and B. Linares-Barranco, A 32 $\times$ $\times$ 32 pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 Meps throughput, IEEE Trans. Circuits Syst. I, Regul. Pap. 16 (2005) 777–790. Google Scholar
23. N. Massari, M. Gottardi, L. Gonzo, D. Stoppa and A. Simoni, A CMOS image sensor with programmable pixel-level analog processing, IEEE Trans. Neural Netw. 16 (2005) 1673–1684. Crossref, Web of Science, Google Scholar
24. A. Lopich and P. Dudek, A SIMD cellular processor array vision chip with asynchronous processing capabilities, IEEE Trans. Circuits Syst. I, Regul. Pap. 58 (2011) 2420–2431. Google Scholar
25. Ch. Kun and Sh. Quan and A. Mason, A power-optimized 64-bit priority encoder utilizing parallel priority look-ahead, Proc. 2004 Int. Symp. Circuits and Systems (2004). Google Scholar
26. S. Kleinfelder, S. Lim, X. Liu and A. El Gamal, A 10000 frames/s CMOS digital pixel sensor, IEEE J. Solid State Circuits 36 (2001) 2049–2059. Crossref, Web of Science, Google Scholar
27. K. Mechouek, K. Nasreddine, D. Noureddine and K. Nadia, Low complexity DCT approximation for image compression in wireless image sensor networks, J. Circuits Syst. Comput. 25 (2016) 1650088. Link, Web of Science, Google Scholar
28. D. Handoko, S. Kawahito, Y. Takokoro, M. Kumahara and A. Matsuzawa, A CMOS image sensor for focal-plane low-power motion vector estimation, Symp. VLSI Circuits: Digest of Technical Papers (2000), pp. 28–29. Google Scholar
29. S. Kawahito, D. Handoko, Y. Tadokoro and A. Matsuzawa, Low-power motion vector estimation using iterative search block-matching methods and a high-speed non-destructive CMOS image sensor, IEEE Trans. Circuits Syst. Video Technol. 12 (2002) 1084–1092. Crossref, Web of Science, Google Scholar
30. C. Shoushun, A. Bermak, W. Yan and D. Martinez, Adaptive-quantization digital image sensor for low-power image compression, IEEE Trans. Circuits Syst. 54 (2007) 13–25. Crossref, Google Scholar