Research PapersNo Access

Analysis and Design of a New 10-Bit High Accuracy and Resolution TDC by Elimination of Offset Voltage and Parasitic Capacitors Effects

Mahdi Rezvanyvardom

http://orcid.org/0000-0002-7268-5358

Department of Electrical Engineering, Faculty of Engineering, Arak University, Arak, Iran

E-mail Address: m-rezvanyvardom@araku.ac.ir

Corresponding author.

Search for more papers by this author

and

Amin Mirzaei

Department of Electrical Engineering, Faculty of Engineering, Arak University, Arak, Iran

E-mail Address: a-mirzaee@araku.ac.ir

Search for more papers by this author

https://doi.org/10.1142/S0218126619500956Cited by:1 (Source: Crossref)

Abstract

This paper investigates a time-to-digital converter (TDC) that employs interpolation and time stretching techniques for digitizing the time interval between the rising edges of two input signals as well as increasing the resolution. In the proposed TDC, interpolation is performed based on a dual-slope conversion. The proposed converter eliminates the comparator offset voltage error and the comparator parasitic capacitor error compared with the TDCs that have been proposed previously. The features of the converter consist of the high accuracy and high resolution due to elimination of errors and usage of the analog interpolation structure. Moreover, it does not use gated delay lines in its structure and has the advantage of low sensitivity to the temperature, power supply and process (PVT) variations. For validation, the proposed TDC is designed in TSMC 0.18 $μ$ $μ$ m CMOS technology and simulated by Hspice simulator. The comparison between the theoretical and simulation results confirms the benefits of the proposed TDC operation. The results prove that it can be employed for high speed and resolution applications.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. R. Nonis, W. Grollitsch, T. Santa, D. Cherniak and N. Da Dalt , digPLL-Lite: A low-complexity, low-jitter fractional-N digital PLL architecture, IEEE J. Solid-State Circuits 48 (2013) 3134–3145. Web of Science, Google Scholar
2. C. H. Jeong, C. K. Kwon, H. Kim, I. C. Hwang and S. W. Kim , Low-power, wide-range time-to-digital converter for all digital phase-locked loops, Electron. Lett. 49 (2013) 96–97. Web of Science, Google Scholar
3. Y. Han et al., All-digital PLL with $Δ Σ$ $Δ Σ$ DLL embedded TDC, Electron. Lett. 49 (2013) 93–94. Web of Science, Google Scholar
4. G. W. Roberts and M. Ali-Bakhshian , A brief introduction to time-to-digital and digital-to-time converters, IEEE Trans. Circuits Syst. II Express Briefs 57 (2010) 153–157. Web of Science, Google Scholar
5. P. Chen, C.-C. Chen, C.-C. Tsai and W.-F. Lu , A time-to-digital-based CMOS smart temperature sensor, IEEE J. Solid-State Circuits 40 (2005) 1642–1648. Web of Science, Google Scholar
6. M. Kim, H. Lee, J. K. Woo, N. Xing, M. O. Kim and S. Kim , A low-cost and low-power time-to-digital converter using triple-slope time stretching, IEEE Trans. Circuits Syst. II Express Briefs 58 (2011) 169–173. Web of Science, Google Scholar
7. C. M. Lai, Y. C. Chen and P. C. Huang , Time-domain analog-to-digital converters with domino delay lines, 2013 Int. Symp. VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, 2013, pp. 1–4. Google Scholar
8. P. Lu, P. Andreani and A. Liscidini , A 90nm CMOS gated-ring-oscillator-based Vernier time-to-digital converter for DPLLs, 2011 Proc. ESSCIRC (ESSCIRC), Helsinki, 2011, pp. 459–462. Google Scholar
9. A. Liscidini, L. Vercesi and R. Castello , Time to digital converter based on a 2-dimensions Vernier architecture, 2009 IEEE Custom Integrated Circuits Conf., San Jose, Canada, 2009, pp. 45–48. Google Scholar
10. P. Chen, C. C. Chen and Y. S. Shen , A low-cost low-power CMOS time-to-digital converter based on pulse stretching, IEEE Trans. Nuclear Sci. 53 (2006) 2215–2220. Web of Science, Google Scholar
11. B. Markovic, S. Tisa, F. A. Villa, A. Tosi and F. Zappa , A high-linearity, 17 ps precision time-to-digital converter based on a single-stage Vernier delay loop fine interpolation, IEEE Trans. Circuits Syst. I Regul. Papers 60 (2013) 557–569. Web of Science, Google Scholar
12. S. Xu, Y. C. Lim, J. H. Wong and Q. H. Lam , Massively parallel time-stretched analog-to-digital converter, 2013 Constantinides Int. Workshop on Signal Processing (CIWSP 2013), London, 2013, pp. 1–4. Google Scholar
13. A. Liscidini, L. Vercesi and R. Castello , Time to digital converter based on a 2-dimensions Vernier architecture, 2009 IEEE Custom Integrated Circuits Conf., San Jose, Canada, 2009, pp. 45–48. Google Scholar
14. M. Rezvanyvardom and E. Farshidi , Design of a novel pipeline time-to-digital converter based on dual-slope interpolation and time amplification, IETE J. Res. 61 (2015) 300–307. Web of Science, Google Scholar
15. M. Rezvanyvardom and E. Farshidi , A novel cyclic time-to-digital converter based on triple-slope interpolation and time amplification, Radioengineering 24 (2015) 800–807. Web of Science, Google Scholar
16. M. Rezvanyvardom and E. Farshidi , A new triple-slope pipelined time to digital converter by stretching of time, J. Circuits Syst. Comput. 24 (2015) 1–18. Link, Web of Science, Google Scholar
17. J. C. Liu, C. J. Huang and P. Y. Lee , A high-accuracy programmable pulse generator with a 10-ps timing resolution, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26 (2018) 621–629. Web of Science, Google Scholar