No Access

Operational Transconductance Amplifier-Based Electronically Controllable Memcapacitor and Meminductor Emulators

Eyyup Demir

https://orcid.org/0000-0002-3858-3075

Department of Electrical and Electronics Engineering, Mus Alparslan University, Mus, Turkey

E-mail Address: eyyup.demir@alparslan.edu.tr

Corresponding author.

Search for more papers by this author

Abdullah Yesil

Department of Electrical and Electronics Engineering, Bandirma Onyedi Eylul University, Balıkesir, Turkey

E-mail Address: ayesil@bandirma.edu.tr

Search for more papers by this author

Yunus Babacan

Department of Electrical and Electronics Engineering, Erzincan Binali Yildirim University, Erzincan, Turkey

E-mail Address: ybabacan@erzincan.edu.tr

Search for more papers by this author

, and

Tevhit Karacali

Department of Theory of Circuits and Systems, Ataturk University, Erzurum, Turkey

E-mail Address: tevhit@atauni.edu.tr

Search for more papers by this author

https://doi.org/10.1142/S0218126621502224Cited by:9 (Source: Crossref)

Abstract

In this paper, two simple circuits are presented to emulate both memcapacitor and meminductor circuit elements. The emulation of these components has crucial importance since obtaining these high-order elements from markets is difficult when compared to resistor, capacitor and inductor. For this reason, we proposed Multi-Output Operational Transconductance Amplifier (MO-OTA)-based electronically controllable memcapacitor and meminductor circuits. To operate the MOS transistor as a capacitor, drain and source terminals are connected to each other. The memcapacitor behavior is obtained by driving the connected terminals with suitable voltage values. Only a few active and grounded passive components which are found in markets easily are used to emulate meminductive behavior. Furthermore, all passive elements in the circuit are grounded. All simulation results for memcapacitor and meminductor emulators are obtained successfully when compared to previous studies. For all analyses, MO-OTA is laid using the Cadence Spectre Analog Environment with TSMC 0.18 $μ$ m process parameters and occupied a layout area of only 86.21 $μ m \times 34.67 μ$ m.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. L. Chua, Memristor-the missing circuit element, IEEE Trans. Circuit Theory 18 (1971) 507–519. Crossref, Web of Science, Google Scholar
2. D. B. Strukov, G. S. Snider, D. R. Stewart and R. S. Williams, The missing memristor found, Nature 453 (2008) 80–83. Crossref, Web of Science, Google Scholar
3. C. Sánchez-López, M. A. Carrasco-Aguilar and C. Muñiz-Montero, A 16Hz–160kHz memristor emulator circuit, AEU-Int. J. Electron. Commun. 69 (2015) 1208–1219. Crossref, Web of Science, Google Scholar
4. Y. Babacan, A. Yesil and F. Kacar, Memristor emulator with tunable characteristic and its experimental results, AEU-Int. J. Electron. Commun. 81 (2017) 99–104. Crossref, Web of Science, Google Scholar
5. A. Yesil, A new grounded memristor emulator based on MOSFET-C, AEU-Int. J. Electron. Commun. 91 (2018) 143–149. Crossref, Web of Science, Google Scholar
6. M. Yildirim, DNA encoding for RGB image encryption with memristor based neuron model and chaos phenomenon, Microelectron. J. 104 (2020) 104878. Crossref, Web of Science, Google Scholar
7. M. Yildirim and F. Kacar, Chaotic circuit with OTA based memristor on image cryptology, AEU-Int. J. Electron. Commun. 127 (2020) 153490. Crossref, Web of Science, Google Scholar
8. M. Di Ventra, Y. V. Pershin and L. O. Chua, Circuit elements with memory: Memristors, memcapacitors, and meminductors, Proc. IEEE 97 (2009) 1717–1724. Crossref, Web of Science, Google Scholar
9. D. Biolek, Z. Biolek and V. Biolkova, SPICE modeling of memristive, memcapacitative and meminductive systems, 2009 European Conf. Circuit Theory and Design (IEEE, 2009), pp. 249–252. Crossref, Google Scholar
10. H. Sozen and U. Cam, A novel floating/grounded meminductor emulator, J. Circuits Syst. Comput. 29 (2020) 2050247. Link, Web of Science, Google Scholar
11. N. A. Khalil, M. E. Fouda, L. A. Said, A. G. Radwan and A. M. Soliman, A universal fractional-order memelement emulation circuit, 2019 Novel Intelligent and Leading Emerging Sciences Conf. (NILES), Vol. 1 (IEEE, 2019), pp. 67–70. Crossref, Google Scholar
12. Q. Zhao, C. Wang and X. Zhang, A universal emulator for memristor, memcapacitor, and meminductor and its chaotic circuit, Chaos 29 (2019) 13141. Crossref, Web of Science, Google Scholar
13. F. Yuan, Y. Li, G. Wang, G. Dou and G. Chen, Complex dynamics in a memcapacitor-based circuit, Entropy 21 (2019) 188. Crossref, Web of Science, Google Scholar
14. M. E. Fouda and A. G. Radwan, Charge controlled memristor-less memcapacitor emulator, Electron. Lett. 48 (2012) 1454–1455. Crossref, Web of Science, Google Scholar
15. F. Yuan, Y. Deng, Y. Li and G. Wang, The amplitude, frequency and parameter space boosting in a memristor–meminductor-based circuit, Nonlinear Dyn. 96 (2019) 389–405. Crossref, Web of Science, Google Scholar
16. M. P. Sah, R. K. Budhathoki, C. Yang and H. Kim, Charge controlled meminductor emulator, J. Semicond. Technol. Sci. 14 (2014) 750–754. Crossref, Web of Science, Google Scholar
17. D. Biolek and V. Biolkova, Mutator for transforming memristor into memcapacitor, Electron. Lett. 46 (2010) 1428–1429. Crossref, Web of Science, Google Scholar
18. Y. V. Pershin and M. Di Ventra, Emulation of floating memcapacitors and meminductors using current conveyors, Electron. Lett. 47 (2011) 243–244. Crossref, Web of Science, Google Scholar
19. Y. V. Pershin and M. Di Ventra, Memristive circuits simulate memcapacitors and meminductors, Electron. Lett. 46 (2010) 517–518. Crossref, Web of Science, Google Scholar
20. X. Y. Wang, A. L. Fitch, H. H. C. Iu and W. G. Qi, Design of a memcapacitor emulator based on a memristor, Phys. Lett. A 376 (2012) 394–399. Crossref, Web of Science, Google Scholar
21. D. Biolek, V. Biolková and Z. Kolka, Mutators simulating memcapacitors and meminductors, 2010 IEEE Asia Pacific Conf. Circuits and Systems (IEEE, 2010), pp. 800–803. Crossref, Google Scholar
22. D. Yu, Y. Liang, H. H. C. Iu and L. O. Chua, A universal mutator for transformations among memristor, memcapacitor, and meminductor, IEEE Trans. Circuits Syst. II Express Briefs 61 (2014) 758–762. Crossref, Web of Science, Google Scholar
23. D. Yu, X. Zhao, T. Sun, H. H. C. Iu and T. Fernando, A simple floating mutator for emulating memristor, memcapacitor, and meminductor, IEEE Trans. Circuits Syst. II Express Briefs 67 (2020) 1334–1338. Crossref, Web of Science, Google Scholar
24. F. Yuan and Y. Li, A chaotic circuit constructed by a memristor, a memcapacitor and a meminductor, Chaos 29 (2019) 101101. Crossref, Web of Science, Google Scholar
25. A. Yesil and Y. Babacan, Electronically controllable memcapacitor circuit with experimental results, IEEE Trans. Circuits Syst. II Express Briefs 7747 (2020) 1–5. Google Scholar
26. R. Nagulapalli et al., A 31ppm/$$ $\land {\circ}$ $$ C pure CMOS bandgap reference by exploiting beta-multiplier, Commun. Comput. Inf. Sci. 892 (2019) 100–108. Google Scholar
27. R. Nagulapalli, K. Hayatleh, S. Barker, S. Zourob and A. Venkatareddy, A CMOS technology friendly wider bandwidth opamp frequency compensation, Proc. 2017 2nd IEEE Int. Conf. Electrical, Computer and Communication Technologies (ICECCT), 2017, https://doi.org/10.1109/ICECCT.2017.8117957. Crossref, Google Scholar
28. R. Nagulapalli et al., A compact high gain opamp for bio-medical appli-cations in 45nm CMOStechnology, Proc. 2nd IEEE Int. Conf. Recent Trends in Electronics, Information and Communication Technology (RTEICT), Bangalore, India, 2017, pp. 231–235. Crossref, Google Scholar
29. R. Nagulapalli, K. Hayatleh, S. Barker, B. N. K. Reddy and B. Seetharamulu, A high frequency CMRR improvement technique for differential amplifiers in 45nm CMOS, 2019 10th Int. Conf. Computing, Communication and Networking Technologies (ICCCNT) (IEEE, 2019), pp. 6–10, https://doi.org/10.1109/ICCCNT45670.2019.8944785. Crossref, Google Scholar
30. R. Nagulapalli, K. Hayatleh, S. Barker, B. N. K. Reddy and B. Seetharamulu, A low power Miller compensation technique for two stage op-amp in 65nm CMOS technology, 2019 10th Int. Conf. Computing, Communication and Networking Technologies (ICCCNT) (IEEE, 2019), pp. 6–10, https://doi.org/10.1109/ICCCNT45670.2019.8944553. Crossref, Google Scholar
31. R. Nagulapalli et al., High performance circuit techniques for nueral front-end design in 65nm CMOS, 2018 9th Int. Conf. Computing, Communication and Networking Technologies (ICCCNT), 2018, https://doi.org/10.1109/ICCCNT.2018.8493806. Crossref, Google Scholar
32. M. Yildirim, Y. Babacan and F. Kacar, Memristive retinomorphic grid architecture removing noise and preserving edge, AEU-Int. J. Electron. Commun. 97 (2018) 38–44. Crossref, Web of Science, Google Scholar
33. R. Nagulapalli et al., A PVT insensitive programmable amplifier for biomedical applications, 2017 Int. Conf. Microelectronic Devices, Circuits and Systems (ICMDCS), Vellore, India, 2017, pp. 1–5. Crossref, Google Scholar
34. R. Nagulapalli et al., A microwatt low voltage bandgap reference for bio-medical applications, Proc. 2017 Int. Conf. Recent Advances in Electronics and Communication Technology (ICRAECT) (2017), pp. 61–65, https://doi.org/10.1109/ICRAECT.2017.17. Crossref, Google Scholar
35. Tiebout, M. (2003). U.S. Patent No. 6, 646, 499. Washington, DC: U.S. Patent and Trademark Office. Google Scholar