Research PaperNo Access

Calibration of Mismatches in Time-Interleaved ADCs Using Teacher Learner-Based Optimization Algorithm

M. V. N. Chakravarthi

https://orcid.org/0000-0001-5343-4070

ECE Department, Acharya Nagarjuna University, Nagarjuna Nagar, Guntur, Andhra Pradesh, India

E-mail Address: chakrimvn@gmail.com

Corresponding author.

Search for more papers by this author

and

B. Chandramohan

ECE Department, Bapatla Engineering College, Bapatla, Guntur, Andhra Pradesh, India

E-mail Address: chandrabhuma@gmail.com

Search for more papers by this author

https://doi.org/10.1142/S0218126622501638Cited by:1 (Source: Crossref)

Abstract

Sampling a signal at elevated sampling rates can be easily achieved by using time-interleaved analog-to-digital converters (TIADCs). TIADCs have more than one ADC in parallel. Each ADC samples the signal with a time gap of one sampling period and hence known as TIADC. The samples from all these ADCs are combined to reconstruct the signal. But the disadvantage of TIADCs is that they have mismatches like sampling time, gain and phase offset. The proposed work focuses on estimation and correction of these mismatches. For estimation of mismatches, teacher learner-based optimization (TLBO) algorithm was used and the estimated mismatches were used for correction by applying suitable operations. The proposed algorithm was applied for four-channel TIADCs. For estimation, a pilot signal is used which in this case is a monotonic sinusoidal signal. The estimation of mismatches was accurate and the correction was implemented for TIADCs with a sinusoidal input signal and the enhancement in signal quality was evaluated by finding signal-to-noise ratio (SNR) and signal-to-noise and distortion ratio (SNDR). There is a significant enhancement in SNR and SNDR. The average enhancements in SNR and SNDR are 50 and 46dB, respectively.

This paper was recommended by Regional Editor Giuseppe Ferri.

Keywords:

References

1. D. Del Corso and C. Passerone , A taxonomy of ADC architectures for ICT engineering curricula, AEU-Int. J. Electron. Commun. 84 (2018) 394–402, https://doi.org/10.1016/j.aeue.2017.11.006. Crossref, Web of Science, Google Scholar
2. L. Zhao, B. Li and Y. Cheng , A 25-GS/s 6-bit time-interleaved SAR ADC with design-for-test memory in 40-nm low-leakage CMOS, Int. J. Electron. 106 (2019) 829–845, https://doi.org/10.1080/00207217.2019.1570557. Crossref, Web of Science, Google Scholar
3. M. V. N. Chakravarthi and B. Chandramohan , Estimation of sampling time offsets in an N-channel time-interleaved ADC network using differential evolution algorithm and correction using fractional delay filters, Machine Intelligence and Signal Analysis (Springer, Singapore, 2019), pp. 267–278. Crossref, Google Scholar
4. M. I. Nassiri and M. Rezvanyvardom , A new adaptive blind background calibration of gain and timing mismatch for a two-channel time-interleaved ADC, Microelectron. J. 77 (2018) 26–33, https://doi.org/10.1016/j.mejo.2018.05.008. Crossref, Web of Science, Google Scholar
5. H. Chen, Y. Pan, Y. Yin and F. Lin , All-digital background calibration technique for timing mismatch of time-interleaved ADCs, Integration 57 (2017) 45–51, https://doi.org/10.1016/j.vlsi.2016.11.003. Crossref, Web of Science, Google Scholar
6. S. Liu, N. Lv, H. Ma and A. Zhu , Adaptive semi-blind background calibration of timing mismatches in a two-channel time-interleaved analog-to-digital converter, Analog Integr. Circuits Signal Process. 90 (2017) 1–7, https://doi.org/10.1007/s10470-016-0839-5. Crossref, Web of Science, Google Scholar
7. S. Singh, M. Valkama, M. Epp, L. Anttila, W. Schlecker and E. Ingber , Digital correction of frequency response mismatches in 2-channel time-interleaved ADCs using adaptive I/Q signal processing, Analog Integr. Circuits Signal Process. 82 (2015) 543–555, https://doi.org/10.1007/s10470-014-0476-9. Crossref, Web of Science, Google Scholar
8. J. Li, Y. Liu, S. Wu, N. Ning and Q. Yu , Digital background calibration for timing skew in time-interleaved ADC, J. Circuits Systems Comput. 23 (2014) 1450117, https://doi.org/10.1142/S0218126614501175. Link, Web of Science, Google Scholar
9. S. J. Liu, P. P. Qi, J. S. Wang, M. H. Zhang and W. S. Jiang , Adaptive calibration of channel mismatches in time-interleaved ADCs based on equivalent signal recombination, IEEE Trans. Instrum. Meas. 63 (2013) 277–286, https://doi.org/10.1109/TIM.2013.2277619. Crossref, Web of Science, Google Scholar
10. V. Harish, P. Sommen and K. M. Prabhu , Perfect reconstruction of uniform samples from K^th order non-uniform samples, Signal Process. 91 (2011) 2677–2684, https://doi.org/10.1016/j.sigpro.2011.05.013. Crossref, Web of Science, Google Scholar
11. Z. Lin, X. Peng and F. Chin , Joint carrier frequency offset and channel estimation for OFDM based gigabit wireless communication system with low precision ADC, IEEE Vehicular Technology Conf. (VTC Fall), San Francisco, CA, USA, September 2011, pp. 5–8. Crossref, Google Scholar
12. S. Zahrai and M. Onabajo , Review of analog-to-digital conversion characteristics and design considerations for the creation of power-efficient hybrid data converters, J. Low Power Electron. Appl. 8 (2018) 12, https://doi.org/10.3390/jlpea8020012. Crossref, Google Scholar
13. D. Li, Z. Zhu, L. Zhang and Y. Yang , A background fast convergence algorithm for timing skew in time-interleaved ADCs, Microelectron. J. 47 (2015) 45–52, https://doi.org/10.1016/j.mejo.2015.10.019. Crossref, Web of Science, Google Scholar
14. X. Benwei and C. Yun , Comprehensive background calibration of time-interleaved analog to-digital converters, IEEE Trans. Circuits Syst. I, Regul. Pap. 62 (2015) 1306–1314, https://doi.org/10.1109/TCSI.2015.2403035. Crossref, Web of Science, Google Scholar