Research PapersNo Access

A New Floating Memristance Simulator Circuit Based on Second Generation Current Conveyor

Zehra Gulru Cam

Departments of Electronics and Communications Engineering, Yildiz Technical University, Istanbul 34220, Turkey

E-mail Address: zgcam@yildiz.edu.tr

Search for more papers by this author

and

Herman Sedef

Departments of Electronics and Communications Engineering, Yildiz Technical University, Istanbul 34220, Turkey

E-mail Address: sedef@yildiz.edu.tr

Search for more papers by this author

https://doi.org/10.1142/S0218126617500293Cited by:56 (Source: Crossref)

Abstract

In this paper, a new floating analog memristance simulator circuit based on second generation current conveyors and passive elements is proposed. Theoretical derivations are presented which decribe the circuit characteristics. The hardware of proposed simulator circuit is built using commercially available components. Theoretical derivations are validated with PSPICE simulation and experimental results. Performance of circuit was tested with simple example circuits. All results show that proposed simulator circuit provides frequency dependent pinched hysteresis loop and nonvolatility features. Exciting frequency, minimum and maximum memristance values and memristance range can be adjustable with simple passive element values. Simulator circuit has a frequency range of 1Hz to 40kHz.

This paper was recommended by Regional Editor Zoran Stamenkovic.

Keywords:

References

1. L. Chua, Memristor: The missing circuit element, IEEE Trans. Circuit Theory, 18 (5) (1971) 507–519. Crossref, Web of Science, Google Scholar
2. D. B. Strukov, G. S. Snider, D. R. Stewart and S. R. Williams, The missing memristor found, Nature 453 (7191) (2008) 80–83. Crossref, Web of Science, Google Scholar
3. I. E. Ebong and P. Mazumder, Self-controlled writing and erasing in a memristor crossbar memory, IEEE Trans. Nanotechnol. 10 (6) (2011) 1454–1463. Crossref, Web of Science, Google Scholar
4. H. Kim, M. P. Sah, C. Yang, T. Roska and L. O. Chua, Neural Synaptic Weighting With a Pulse-Based Memristor Circuit, IEEE Trans. Circuits Syst. I: Regular Papers 59(1) (2012) 148–158. Google Scholar
5. S. Shin, K. Kim and S. Kang, Resistive computing: Memristors enabled signal multiplication, IEEE Trans. Circuits Syst. I: Regular Papers 60(5) (2013) 1241–1249. Google Scholar
6. J. A. Starzyk and Basawaraj, Memristor crossbar architecture for synchronous neural networks, IEEE Trans. Circuits Syst. I: Regular Papers 61(8) (2014) 2390–2401. Google Scholar
7. M. E. Fouda, M. A. Khatib, A. G. Mosad and A. G. Radwan, Generalized analysis of symmetric and asymmetric memristive two-gate relaxation oscillator, IEEE Trans. Circuits Syst. I: Regular Papers 60(10) (2013) 2701–2708. Google Scholar
8. G. Saha, R. Pasumarthy and P. Khatavkar, Towards analog memristive controllers, IEEE Trans. Circuits Syst. I: Regular Papers 62(1) (2015) 205–214. Google Scholar
9. D. Varghese and G. Gandhi, Memristor based high linear range differential pair, Int. Conf. Commun. (2009), pp. 935–938. Google Scholar
10. H. H. C. Iu, D. S. Yu, A. L. Fitch, V. Sreeram and H. Chen, Controlling chaos in a memristor based circuit using a Twin-T notch filter, IEEE Trans. Circuits Syst. I: Regular Papers 58(6) (2011) 1337–1344. Google Scholar
11. C. Sanchez-Lopez, M. A. Carrasco-Aguilar and C. A. Muniz-Montero, 16Hz–160kHz memristor emulator circuit, AEU-Int. J. Electron. Commun. 69 (9) (2015) 1208–1219. Crossref, Web of Science, Google Scholar
12. Q. Xu, Y. Lin, B. Bao and M. Chen, Multiple attractors in a non-ideal active voltage-controlled memristor based Chua’s circuit, Chaos Solutions Fract. 83 (2016) 186–200. Crossref, Web of Science, Google Scholar
13. B. Muthuswamy, Implementing memristor based chaotic circuits, Int. J. Bifurcation Chaos 20 (5) (2010) 1335–1350. Link, Web of Science, Google Scholar
14. Y. Dong-Sheng, L. Yan, H. H. C. Iu and H. Yi-Hua, Mutator for transferring a memristor emulator into meminductive and memcapacitive circuits, Chinese Phys. B. 23 (7) (2014). Web of Science, Google Scholar
15. H. Kim, M. P. Sah, C. Yang, S. Cho and L. O. Chua, Memristor emulator for memristor circuit applications, IEEE Trans. Circuits Syst. I: Regular Papers 59(10) (2012) 2422–2431. Google Scholar
16. C. Sanchez-Lopez, J. Mendoza-Lopez, M. A. Carrasco-Aguilar and C. ve Muniz-Montero, A floating analog memristor emulator circuit, IEEE Trans. Circuits Syst. II: Express Briefs 61 (5) (2014) 309–313. Crossref, Web of Science, Google Scholar
17. S. Shin, L. Zheng, G. Weickhardt, S. Cho and S. Kang, Compact circuit model and hardware emulation for floating memristor devices, IEEE Circuits Syst. Magaz. 13(2) (2013) 42–55. Google Scholar
18. D. S. Yu, Y. Liang, H. Chen and H. C. I. Ve Herbert, Design of a practical memcapacitor emulator without grounded restriction, IEEE Trans. Circuits Syst. II: Express Briefs 60 (4) (2013) 207–211. Crossref, Web of Science, Google Scholar
19. C. Sanchez-Lopez, J. Mendoza-Lopez, M. A. Carrasco-Aguilar and F. E. Morales-Lopez, A simple floating memristor emulator circuit based on current conveyors, 10th Int. Conf. Electrical Engineering, Computing Science and Automatic Control (CCE) (2013), pp. 445–448. Google Scholar
20. A. Yesil, Y. Babacan and F. Kacar, A new DDCC based memristor emulator circuit and its applications, Microelectron. J. 45 (2014) 282–287. Crossref, Web of Science, Google Scholar
21. S. P. Adhikari, M. P. Sah, H. Kim, L. O. Ve Chua, Three fingerprints of memristor, IEEE Trans. Circuits Syst. I: Regular Papers 60(11) (2013). Google Scholar
22. Analog Devices, 60MHz 2000V/us Monolithic Op Amp, AD844 datasheet, Rev. F. (2009). Google Scholar
23. Analog Devices, Low cost analog multiplier, AD633 datasheet, Rev. K. (2015). Google Scholar