Special Issue on Magnetic Logic; Guest Editors: Stuart Parkin (IBM, Almaden, USA) and Hideo Ohno (Tohoku University, Japan)No Access

SPINTRONIC MEMORY-BASED RECONFIGURABLE COMPUTING

WEISHENG ZHAO

IEF — Université Paris-Sud/UMR CNRS 8622, Centre Scientifique d'Orsay, Bât. 220 — 91405 Orsay, France

Search for more papers by this author

RAPHAEL MARTINS BRUM

LIRMM — Université Montpellier 2/UMR CNRS 5506, 161, rue Ada — 34095 Montpellier, France

Corresponding author.

Search for more papers by this author

LIONEL TORRES

LIRMM — Université Montpellier 2/UMR CNRS 5506, 161, rue Ada — 34095 Montpellier, France

Search for more papers by this author

JACQUES-OLIVIER KLEIN

IEF — Université Paris-Sud/UMR CNRS 8622, Centre Scientifique d'Orsay, Bât. 220 — 91405 Orsay, France

Search for more papers by this author

GILLES SASSATELLI

LIRMM — Université Montpellier 2/UMR CNRS 5506, 161, rue Ada — 34095 Montpellier, France

Search for more papers by this author

DAFINÉ RAVELOSONA

IEF — Université Paris-Sud/UMR CNRS 8622, Centre Scientifique d'Orsay, Bât. 220 — 91405 Orsay, France

Search for more papers by this author

, and

CLAUDE CHAPPERT

IEF — Université Paris-Sud/UMR CNRS 8622, Centre Scientifique d'Orsay, Bât. 220 — 91405 Orsay, France

Search for more papers by this author

https://doi.org/10.1142/S2010324713400109Cited by:5 (Source: Crossref)

Abstract

Reconfigurable computing provides a number of advantages such as low Research and Development (R&D) cost and design flexibility when compared to application specific logic circuits (ASLC). However its low power efficiency greatly limits its applications. One of the major reasons of this shortcoming is that Static Random Access Memory (SRAM)-based configuration memory occupies a large die area and consumes high static power. The later is more severe due to the rapidly increasing leakage currents, which are intrinsic and become worse following the fabrication node shrinking. Spintronic memories (e.g., STT-MRAM and racetrack memory (RM)) are emerging nonvolatile memory technologies under intense investigation by both academics and industries. They promise ultra-high storage density, nonvolatility and low power. In this paper, we review the current status of spintronic memories for reconfigurable computing, the related device-circuit-system design requirements and present its perspectives. Mixed simulations based on spintronic device compact models show its high density and low power performance when compared to conventional SRAM-based reconfigurable computing.

Keywords:

References

S. D. Brown et al. , Field Programmable Gate Arrays 180 ( Kluwer Academic Pub , 1992 ) . Crossref, Google Scholar
H. Jones, Factors for success in system ic business and impact on business model, IBS Q4 2012 report . Google Scholar
N. S. Kimet al., Computer 36, 68 (2003). Google Scholar
C. Chappert, A. Fert and F. N. Van Dau, Nat Mater 6, 813 (2007), DOI: 10.1038/nmat2024. Crossref, Google Scholar
C. Linet al., 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell, Electron Devices Meeting (IEDM), 2009 IEEE Int. (2009) pp. 1–4. Google Scholar
K. Tsuchida et al., A 64Mb MRAM with clamped-reference and adequate-reference schemes. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), 2010 IEEE Int., pp. 258–259 . Google Scholar
W. Zhaoet al., ACM Trans. Embedded Comput. Syst. (TECS) 9, 14 (2009). Google Scholar
W. Zhaoet al., ACM Trans. Reconfig. Tech. Syst. (TRETS) 2, 8 (2009). Google Scholar
N. Sakimuraet al., IEEE J. Solid-State Circuits 44, 2244 (2009), DOI: 10.1109/JSSC.2009.2023192. Crossref, Google Scholar
K. Ryuet al., IEEE Trans. Very Large Scale Integration (VLSI) Syst. 20, 2044 (2012), DOI: 10.1109/TVLSI.2011.2172644. Crossref, Google Scholar
D. Suzukiet al., VLSI Circuits, 2009 Sym. on (2009) pp. 80–81. Google Scholar
M. Duranton , New computing architectures for green ICT , Chist-era Conf ( 2011 ) . Google Scholar
R. Waser and M. Aono, Nat. Mater. 6, 833 (2007), DOI: 10.1038/nmat2023. Crossref, Google Scholar
C. Cagliet al., IEDM Tech. Dig 28, (2011). Google Scholar
H. P. Wonget al., Proc. IEEE 98, 2201 (2010), DOI: 10.1109/JPROC.2010.2070050. Crossref, Google Scholar
S. S. Parkin, M. Hayashi and L. Thomas, Science 320, 190 (2008), DOI: 10.1126/science.1145799. Crossref, Google Scholar
C. Burroweset al., Nat. Phys. 6, 17 (2009), DOI: 10.1038/nphys1436. Crossref, Google Scholar
Y. Zhanget al., J. Appl. Phys. 111, 093925 (2012), DOI: 10.1063/1.4716460. Crossref, Google Scholar
A. Annunziataet al., Racetrack memory cell array with integrated magnetic tunnel junction readout, Electron Devices Meeting (IEDM), IEEE Int. 2011 (2011) pp. 24.3.1–24.3.4. Google Scholar
W. Zhao and Y. Cao, New generation of predictive technology model for sub-45nm design exploration, Proc. of the 7th int. Sym. on Quality Electronic Design (IEEE Computer Society, 2006) pp. 585–590. Google Scholar
W. Zhaoet al., IEEE Trans. Magnet. 45, 776 (2009). Crossref, Google Scholar
I. Prejbeanuet al., J. Phys.: Conden. Matter 19, 165218 (2007). Crossref, Google Scholar
L. Torres, Y. Guillemenet and S. Z. Ahmed, A dynamic reconfigurable MRAM based FPGA, Proc. Int. Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA) (2010) pp. 31–40. Google Scholar
S. Ikedaet al., Nat. Mater. 9, 721 (2010), DOI: 10.1038/nmat2804. Crossref, Google Scholar
D. Worledgeet al., Appl. Phys. Lett. 98, 022501 (2011), DOI: 10.1063/1.3536482. Crossref, Google Scholar
Y. Zhanget al., IEEE Trans. Electron Dev. 59, 819 (2012), DOI: 10.1109/TED.2011.2178416. Crossref, Google Scholar
Y. Huai, AAPPS Bull. 18, 33 (2008). Google Scholar
W. Zhaoet al., High performance SoC design using magnetic logic and memory, VLSI-SoC: Advanced Research for Systems on Chip (Springer, 2012) pp. 10–33. Google Scholar
S. Fukamiet al., Appl. Phys. Lett. 98, 082504 (2011), DOI: 10.1063/1.3558917. Crossref, Google Scholar
J. Franken, H. Swagten and B. Koopmans, Nat. Nanotechnol. 7, 499 (2012), DOI: 10.1038/nnano.2012.111. Crossref, Google Scholar
N. Leiet al., Nat. Commun. 4, 1378 (2013), DOI: 10.1038/ncomms2386. Crossref, Google Scholar
W. Zhaoet al., IEEE Trans. Magnet. 47, 2966 (2011), DOI: 10.1109/TMAG.2011.2158294. Crossref, Google Scholar
T. Maruyamaet al., Nat. Nanotechnol. 4, 158 (2009), DOI: 10.1038/nnano.2008.406. Crossref, Google Scholar
I. M. Mironet al., Nature 476, 189 (2011), DOI: 10.1038/nature10309. Crossref, Google Scholar
L.-B. Faberet al., Dynamic compact model of spin-transfer torque based magnetic tunnel junction (mtj), 4th Int. Conf. Design and Technology of Integrated Systems in Nanoscal Era, 2009. DTIS'09. (2009) pp. 130–135. Google Scholar
W. C. Black and B. Das, J. Appl. Phys. 87, 6674 (2000), DOI: 10.1063/1.372806. Crossref, Google Scholar
K. Hass , G. Donohoe and Y. Hong , SEU-resistant magnetic flip flops , 12th NASA VLSI Symp. ( 2005 ) . Google Scholar
W. Zhaoet al., IEEE Trans. Magnet. 45, 3784 (2009). Crossref, Google Scholar
Y. Junget al., MTJ based non-volatile flip-flop in deep submicron technology, 2011 Int. SoC Design Conference (ISOCC) (2011) pp. 424–427. Google Scholar
T. Naet al., A comparative study of STT-MTJ based non-volatile flip-flops, IEEE Int. Symp. Circuits and Systems (ISCAS) (2013) pp. 109–112. Google Scholar
G. Lemieuxet al., Directional and single-driver wires in FPGA interconnect, 2004 Int. Conf. Field-Programmable Technology, 2004. IEEE Proc. (2004) pp. 41–48. Google Scholar
M. Sekikawaet al., A novel SPRAM (spin-transfer torque RAM)-based reconfigurable logic block for 3d-stacked reconfigurable spin processor, IEEE Int. Electron Devices Meeting, 2008 IEDM (2008) pp. 1–3. Google Scholar
O. Gonçalveset al., Non-volatile FPGAs based on spintronic devices, Proc. 50th Annual Design Automation Conference, DAC '13 (ACM, New York, NY, USA, 2013) pp. 126:1–126:3. Google Scholar
G. Prenatet al., CMOS/Magnetic Hybrid Architectures, 14th IEEE Int. Conf. Electronics, Circuits and Systems, 2007. ICECS 2007 (2007) pp. 190–193. Google Scholar
N. Bruchonet al., New nonvolatile FPGA concept using magnetic tunneling junction, IEEE Computer Society Annual Symp. Emerging VLSI Technologies and Architectures, 2006 (2006) p. 6. Google Scholar
Y. Guillemenetet al., A non-volatile run-time FPGA using thermally assisted switching MRAMS, Int. Conf. Field Programmable Logic and Applications, 2008. FPL 2008 (2008) pp. 421–426. Google Scholar
Y. Guillemenet, Logique magnétique pour l'exploration d'architectures reconfigurables. PhD. thesis. Univ. Montpellier II (2011). (French) . Google Scholar
Y. Lakyset al., IEEE Trans. Magnet. 48, 2403 (2012), DOI: 10.1109/TMAG.2012.2194790. Crossref, Google Scholar
Y. Lakyset al., IEEE Trans. Nuclear Sci. 59, 1136 (2012), DOI: 10.1109/TNS.2012.2195677. Crossref, Google Scholar