No Access

TRANSIENT RESPONSE OF A DISTRIBUTED RLC INTERCONNECT BASED ON DIRECT POLE EXTRACTION

GUOQING CHEN

Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627, USA

Guoqing Chen is currently with Intel Corporation, Folsom, CA.

Search for more papers by this author

and

EBY G. FRIEDMAN

Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627, USA

Search for more papers by this author

https://doi.org/10.1142/S0218126609005654Cited by:8 (Source: Crossref)

Abstract

With higher operating frequencies, transmission lines are required to model global on-chip interconnects. In this paper, an accurate and efficient solution for the transient response at the far end of a transmission line based on a direct pole extraction of the system is proposed. Closed form expressions of the poles are developed for two special interconnect systems: an RC interconnect and an RLC interconnect with zero driver resistance. By performing a system conversion, the poles of an interconnect system with general circuit parameters are solved. The Newton–Raphson method is used to further improve the accuracy of the poles. Based on these poles, closed form expressions for the step and ramp response are determined. Higher accuracy can be obtained with additional pairs of poles. The computational complexity of the model is proportional to the number of pole pairs. With two pairs of poles, the average error of the 50% delay is 1% as compared with Spectre simulations. With ten pairs of poles, the average error of the 10%-to-90% rise time and the overshoots is 2% and 1.9%, respectively. Frequency dependent effects are also successfully included in the proposed method and excellent match is observed between the proposed model and Spectre simulations.

Keywords:

References

V. V. Deodhar and J. A. Davis, IEEE Trans. Circuits Syst. I 55, 1023 (2008), DOI: 10.1109/TCSI.2008.916506. Crossref, Google Scholar
S. Y. Kim and S. S. Wong, IEEE Trans. Circuits Syst. I 54, 2001 (2007), DOI: 10.1109/TCSI.2007.902539. Crossref, Google Scholar
T. Sakurai, IEEE J. Solid-State Circuits 18, 418 (1983), DOI: 10.1109/JSSC.1983.1051966. Crossref, Web of Science, Google Scholar
T. Sakurai, IEEE Trans. Electron. Dev. 40, 118 (1993), DOI: 10.1109/16.249433. Crossref, Web of Science, Google Scholar
A. B. Kahng and S. Muddu, IEEE Trans. Comput.-Aided Des. 16, 1507 (1997), DOI: 10.1109/43.664231. Crossref, Web of Science, Google Scholar
K. Banerjee and A. Mehrotra, Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling, Proc. IEEE Symp. VLSI Circuits (2001) pp. 195–198. Google Scholar
J. A. Davis and J. D. Meindl, IEEE Trans. Electron Dev. 47, 2068 (2000), DOI: 10.1109/16.877168. Crossref, Web of Science, Google Scholar
Y. Eo, J. Shim and W. R. Eisenstadt, IEEE Trans. Comput.-Aided Des. 21, 723 (2002). Google Scholar
J. Chen and L. He, IEEE Trans. Comput.-Aided Des. 24, 928 (2005), DOI: 10.1109/TCAD.2005.855880. Crossref, Web of Science, Google Scholar
G. Chen and E. G. Friedman, IEEE Trans. Comput.-Aided Des. 24, 170 (2005), DOI: 10.1109/TCAD.2005.855880. Crossref, Web of Science, Google Scholar
W. J. Dally and B. Towles, Route packets, not wires: On-chip interconnection networks, Proc. IEEE/ACM Design Automation Conf. (2001) pp. 684–689. Google Scholar
Y. Caoet al., IEEE Trans. VLSI Syst. 10, 799 (2002), DOI: 10.1109/TVLSI.2002.808426. Crossref, Google Scholar
L. T. Pillage and R. A. Rohrer, IEEE Trans. Comput.-Aided Des. 9, 352 (1990), DOI: 10.1109/43.45867. Crossref, Web of Science, Google Scholar
P. Feldmann and R. W. Freund, IEEE Trans. Comput.-Aided Des. 14, 639 (1995), DOI: 10.1109/43.384428. Crossref, Web of Science, Google Scholar
M. Silveria, M. Kamon and J. White, IEEE Trans. Comp., Packag. Manuf. Technol. B 19, 283 (1996). Crossref, Google Scholar
A. Odabasioglu, M. Celik and L. T. Pillage, IEEE Trans. Comput.-Aided Des. 17, 645 (1998), DOI: 10.1109/43.712097. Crossref, Web of Science, Google Scholar
G. Chen and E. G. Friedman , Transient simulation of on-chip transmission lines via exact pole extraction , Proc. IEEE Int. Symp. Circuits and Systems ( 2008 ) . Google Scholar
M. Kamon, M. J. Tsuk and J. White, IEEE Trans. Microwave Theor. Tech. 42, 1750 (1994), DOI: 10.1109/22.310584. Crossref, Web of Science, Google Scholar
K. Nabors and J. White, IEEE Trans. Comput.-Aided Des. 10, 1447 (1991), DOI: 10.1109/43.97624. Crossref, Web of Science, Google Scholar
J. Qian, S. Pullela and L. Pillage, IEEE Trans. Comput.-Aided Des. 13, 1526 (1994), DOI: 10.1109/43.331409. Crossref, Web of Science, Google Scholar
K. Agarwal, D. Sylvester and D. Blaauw, An effective capacitance based driver output model for on-chip RLC interconnects, Proc. IEEE/ACM Design Automation Conf. (2003) pp. 376–381. Google Scholar
L. K. Vakati and J. Wang, A new multi-ramp driver model with RLC interconnect load, Proc. IEEE Int. Symp. Circuits and Systems (2004) pp. V.269–V.271. Google Scholar
Open Source ECSM Format Specification Version 1.2., http://www.cadence.com/webforms/ecsm . Google Scholar
Composite Current Source Modeling, http://www.synopsys.com/products/solutions/galaxy/ccs/cc_source.html . Google Scholar
J. F. Croix and D. F. Wong, Blade and Razor: Cell and interconnect delay analysis using current-based models, Proc. IEEE/ACM Design Automation Conf. (2003) pp. 386–389. Google Scholar
Y. I. Ismail and E. G. Friedman, IEEE Trans. VLSI Syst. 8, 195 (2000), DOI: 10.1109/92.831439. Crossref, Google Scholar
F. Dartu, N. Menezes and L. T. Pileggi, IEEE Trans. Comput.-Aided Des. 15, 544 (1996), DOI: 10.1109/43.506141. Crossref, Web of Science, Google Scholar
Y. I. Ismail, E. G. Friedman and J. L. Neves, IEEE Trans. VLSI Syst. 7, 442 (1999), DOI: 10.1109/92.805751. Crossref, Google Scholar
B. Krauter and S. Mehrotra, Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis, Proc. IEEE/ACM Design Automation Conf. (1998) pp. 303–308. Google Scholar
S. Sim, K. Lee and C. Y. Yang, IEEE Electron. Dev. Lett. 23, 740 (2002). Web of Science, Google Scholar
Y. Caoet al., IEEE Trans. VLSI Syst. 13, 158 (2005). Crossref, Google Scholar