No Access

Low-Voltage Low-Power CMOS-Based Current-Mode Implementation of Digital Logic Gates and Combinational Circuits

Department of Electronics and Communications Engineering, Netaji Subhas University of Technology, Dwarka, New Delhi 110078, NCT Delhi, India

E-mail Address: g54prabhat@gmail.com

Search for more papers by this author

Raina Banerjee

Department of Electronics and Communications Engineering, Netaji Subhas University of Technology, Dwarka, New Delhi 110078, NCT Delhi, India

E-mail Address: rainabanerjee@gmail.com

Search for more papers by this author

, and

Ravish Sharma

https://orcid.org/0000-0002-3896-3713

Department of Electronics and Communications Engineering, Netaji Subhas University of Technology, Dwarka, New Delhi 110078, NCT Delhi, India

E-mail Address: ravishsharma1998@gmail.com

E-mail Address: ravishs.ec@nsit.net.in

Corresponding author.

Search for more papers by this author

https://doi.org/10.1142/S0218126621502121Cited by:2 (Source: Crossref)

Abstract

In this paper, a new low-voltage low-power circuit is introduced for implementing CMOS-based basic logic functions using the analog current-mode techniques. The logic functions have been realized by using their expansion in Power Series representation, a Squaring circuit and a Geometric Mean circuit. To illustrate the proposed method, simultaneous realization of the basic logic functions NOT, OR, AND, XOR, NOR, NAND and XNOR in a single circuit is considered. Furthermore, these functions have been used to realize various combinational circuits including full-adder, full-subtractor, etc. SPICE simulation results, obtained with 1.5-V supply, are included.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. M. T. Abuelma’atti, Analog low-voltage current-mode implementation of digital logic gates, Act. Passiv. Electron. Compon. 26 (2003) 111–114. Crossref, Google Scholar
2. Y. M. I. Enab and F. W. Zaki, Power series representation of logical functions and its application to error detection and error correction codes, Mansoura Eng. J. 18 (1993) E.1–E.12. Google Scholar
3. A. J. Lopez-Martin, C. A. De La Cruz Blas, J. Ramirez-Angulo and R. G. Carvajal, Current-mode CMOS multiplier/divider circuit operating in linear/saturation regions, Analog Integr. Circuits Signal Process. 66 (2011) 299–302. Crossref, Web of Science, Google Scholar
4. K. M. Al-Tamimi and M. A. Al-Absi, An ultra-low power high accuracy current-mode CMOS squaring circuit, Proc. World Congr. Engineering and Computer Science 2012, Vol. II (2012). Google Scholar
5. P. E. Allen, Future of analogue integrated circuit design, Analog IC Design: The Current Mode Approach, eds. C. Toumazou, J. Lidgey and D. Haigh (Peter Peregrims, London, 1990), pp. 617–640. Google Scholar
6. J. C. Toumazou, J. Lidgey and D. Haigh (eds.), Analog IC Design: The Current Mode Approach (Peter Peregrims, London, 1990). Google Scholar
7. M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing (McGraw-Hill, New York, 1994). Google Scholar
8. K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems (McGraw-Hill, New York, 1994). Google Scholar