Review ArticleNo Access

A Review of LC-Based Digitally Controlled Oscillator with High Frequency Resolution

Cheng Huang

National ASIC System Engineering Center, Southeast University, Nanjing 210096, P. R. China

Corresponding author.

Search for more papers by this author

Zixuan Wang

National ASIC System Engineering Center, Southeast University, Nanjing 210096, P. R. China

Search for more papers by this author

Chao Chen

National ASIC System Engineering Center, Southeast University, Nanjing 210096, P. R. China

Search for more papers by this author

, and

Jianhui Wu

National ASIC System Engineering Center, Southeast University, Nanjing 210096, P. R. China

Search for more papers by this author

https://doi.org/10.1142/S0218126615300020Cited by:2 (Source: Crossref)

Abstract

In 2003, a digitally controlled oscillator (DCO) for cellular mobile phones was first proposed and demonstrated, and after that DCOs are widely used along with the rapid development of wireless communications. DCOs based on LC structure gain an advantage over ring oscillators in phase noise and thereby become research hotspot during the last decade. This paper presents a review of inductance capacitance (LC)-DCOs classified by circuit topologies and performance. For each DCO structure, the principle exposition and performance analysis are given in detail. Moreover, a comparison among all kinds of DCOs mentioned in this paper is presented in tabular form. Finally, we discuss the obstacle to the development of DCOs and the possible tendency for future work in summary.

This paper was recommended by Regional Editor Tongquan Wei.

Keywords:

References

B. Razavi , Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design ( IEEE Press , New York, NY , 1996 ) . Crossref, Google Scholar
C. Lam and B. Razavi , IEEE J. Solid-State Circuits 35 , 788 ( 2000 ) . Crossref, Web of Science, Google Scholar
A. A. Abidi , IEEE J. Solid-State Circuits 39 , 549 ( 2004 ) . Crossref, Web of Science, Google Scholar
L. G. Xu et al. , IEEE J. Solid-State Circuits 45 , 1513 ( 2010 ) . Crossref, Web of Science, Google Scholar
R. B. Staszewski et al. , IEEE J. Solid-State Circuits 40 , 2469 ( 2005 ) . Crossref, Web of Science, Google Scholar
L. Fanori, A. Liscidini and R. Castello, 3.3GHz DCO with a frequency resolution of 150Hz for All-digital PLL, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2010) pp. 48–49. Google Scholar
T. Mayer et al. , A 1GHz ΣΔ noise shaper for all digital PLLs with multiband UMTS modulation capability , IEEE Radio Frequency Integrated Circuits (RFIC) Symp. ( 2006 ) . Google Scholar
N. D. Dalt et al. , IEEE J. Solid-State Circuits 40 , 1482 ( 2005 ) . Crossref, Web of Science, Google Scholar
A. Neyeret al., A fully integrated all-digital PLL-based FM-Radio Transmitter in 90nm CMOS, IEEE NEWCAS Conference (NEWCAS) (2010) pp. 225–228. Google Scholar
A. V. Rylyakovet al., A modular all-digital PLL architecture enabling both 1-to-2GHz and 24-to-32GHz operation in 65nm CMOS, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2008) pp. 516–517. Google Scholar
R. B. Staszewski et al. , IEEE J. Solid-State Circuits 39 , 2278 ( 2004 ) . Crossref, Web of Science, Google Scholar
A. Neyer, R. Wunderlich and S. Heinen, An all-digital PLL for satellite based navigation in 90-nm CMOS, IEEE NEWCAS Conf. (NEWCAS) (2009) pp. 1–4. Google Scholar
A. Neyer , B. T. Thiel and S. Heinen , IEEE Res. Microelectronics Electron Conf. 192 ( 2009 ) . Google Scholar
R. B. Staszewskiet al., Spur-free all-digital PLL in 65-nm for mobile phones, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2011) pp. 52–54. Google Scholar
R. B. Staszewskiet al., All-digital PLL and GSM/EDGE transmitter in 90-nm CMOS, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2005) pp. 316–317. Google Scholar
R. B. Staszewski and P. T. Balsara , IEEE Trans. Circuits and Syst. — II: Exp. Briefs 54 , 181 ( 2007 ) . Crossref, Web of Science, Google Scholar
E. Temporiti et al. , IEEE J. Solid-State Circuits 44 , 824 ( 2009 ) . Crossref, Web of Science, Google Scholar
R. ElWaffaoui and S. Lee, A 5.8GHz LC-based digitally controlled oscillator with 20kHz frequency resolution and 37% tuning range, ESSCIRC (2009) pp. 432–435. Google Scholar
Z. J. Bai and R. Mason, A 20kHz frequency resolution DCO, ICSICT (2010) pp. 257–259. Google Scholar
L. Mendeset al., A high-performance digitally controlled LC oscillator for Ku-band applications, ICECS (2007) pp. 1091–1094. Google Scholar
S. H. Wang, H. Z. Yang and H. Cheng, A 3.8GHz fully integrated digitally-controlled LC oscillator for PHS transceiver, ICCCAS (2006) pp. 2263–2267. Google Scholar
P. Lu and H. Sjoland, A 5.4GHz 90-nm CMOS digitally controlled LC oscillator with 21% tuning range, 1.1MHz resolution, and 180dB FOM, NORCHIP (2008) pp. 223–226. Google Scholar
A. Kavalaet al., A 5.6GHz LC digitally controlled oscillator with high frequency resolution using novel quadruple resolution varactor, ISOCC (2010) pp. 279–282. Google Scholar
S. S. Yoo et al. , TMTT 59 , 375 ( 2010 ) . Web of Science, Google Scholar
R. B. Staszewski et al. , IEEE J. Solid-State Circuits 40 , 2203 ( 2005 ) . Crossref, Web of Science, Google Scholar
C. M. Hung et al. , IEEE J. Solid-State Circuits 41 , 1160 ( 2006 ) . Crossref, Web of Science, Google Scholar
R. B. Staszewskiet al., A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications, RFIC (2003) pp. 81–84. Google Scholar
R. B. Staszewski et al. , TMTT 51 , 2154 ( 2003 ) . Crossref, Web of Science, Google Scholar
J. C. Zhuang, Q. J. Du and T. Kwasniewski, A 3.3GHz LC-based digitally controlled oscillator with 5kHz frequency resolution, ASSCC (2007) pp. 428–431. Google Scholar
S. H. Wanget al., A noise reduced digitally controlled oscillator using complementary varactor pairs, ISCAS (2007) pp. 937–940. Google Scholar
J. H. Han and S. H. Cho , Electron. Lett. 44 , 1450 ( 2008 ) . Crossref, Web of Science, Google Scholar
S. S. Yooet al., A 5.9GHz LC-based digitally controlled oscillator with high frequency resolution using novel varactor pairs, RFIT (2009) pp. 195–198. Google Scholar
L. Fanori , A. Liscidini and R. Castello , IEEE J. Solid-State Circuits 45 , 2737 ( 2010 ) . Crossref, Web of Science, Google Scholar
N. D. Daltet al., A 10b 10GHz digitlly controlled LC oscillator in 65nm CMOS, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2006) pp. 669–678. Google Scholar
A. Tomaret al., Design of digitally controlled LC oscillator with wide tuning range in 0.18-um TSMC CMOS technology, APMC (2008) pp. 1–4. Google Scholar
N. M. Pletcher and J. M. Rabaey, A 100 μW, 1.9GHz oscillator with fully digital frequency tuning, Proc. ESSCIRC (2005) pp. 387–390. Google Scholar
L. G. Xu and S. Lindfors , Analog Integr. Circuits Signal Process. 58 , 35 ( 2008 ) . Crossref, Web of Science, Google Scholar
Y. Chen et al. , IEEE Asian Solid-State Circuits Conf. 58 , 432 ( 2007 ) . Google Scholar
R. M. Vinella and J. D. van der Tang, A 60-μW/180-μW Digitally Controlled Switched-Cap LC Oscillator for 900MHz/2.4GHz operation, Proc. 38th European Microwave Conf. (2008) pp. 717–720. Google Scholar
B. T. Thiel , A. Neyer and S. Heinen , Res. Microelectron. Electron. 228 ( 2009 ) . Google Scholar
A. Hajimiri and T. H. Lee , IEEE J. Solid-State Circuits 34 , 717 ( 1999 ) . Crossref, Web of Science, Google Scholar
M. A. Margarit et al. , IEEE J. Solid-State Circuits 34 , 761 ( 2002 ) . Crossref, Web of Science, Google Scholar
A. Zanchi et al. , IEEE J. Solid-State Circuits 34 , 611 ( 2001 ) . Crossref, Web of Science, Google Scholar
A. D. Berny, R. G. Meyer and A. Niknejad, Electrical Engineering and Computer Sciences (Uni. of California at Berkeley, 2006) pp. 126–127. Google Scholar
T. Pittorinoet al., A UMTS-complaint fully digitally controlled oscillator with 100Mhz fine-tuning range in 0.13 μm CMOS, IEEE Solid-State Circuits (ISSCC), Int. Conf. (2006) pp. 770–779. Google Scholar
J. Y. Lee, M. J. Park, B. H. Min et al., A 4-GHz all digital PLL with low-power TDC and phase-error compensation, IEEE Trans. Circuits Syst. I: Regular Papers 59 (2012) 1706–1719 . Google Scholar
I. T. Lee , H. Y. Lu and S. I. Liu , IEEE Trans. Circuits Syste.-II-Exp. Briefs 59 , 267 ( 2012 ) . Crossref, Web of Science, Google Scholar
W. Wu , J. R. Long and R. B. Staszewski , IEEE J. Solid-State Circuits 48 , 2785 ( 2013 ) . Crossref, Web of Science, Google Scholar
T. Y. Lu et al., Wide tunning range 60 GHz VCO and 40 GHz DCO using single variable inductor, IEEE Trans. Circuits and Systems I: Regular Papers 60 (2013) 257–267 . Google Scholar
W. S. Titus and J. G. Kenney , IEEE J. Solid-State Circuits 47 , 1123 ( 2012 ) . Crossref, Web of Science, Google Scholar
A. Heragu, D. Ruffieux and C. Enz, A 2.4-GHz MEMS-based PLL-free multi-channel receiver with channel filtering at RF, 2012 Proc. IEEE, ESSCIRC (ESSCIRC) (2012) pp. 137–140. Google Scholar
C. W. Yao and A. N. Willson , IEEE J. Solid-State Circuits 48 , 698 ( 2013 ) . Crossref, Web of Science, Google Scholar
R. Nonis et al. , IEEE J. Solid-State Circuits 48 , 3134 ( 2013 ) . Crossref, Web of Science, Google Scholar
S. Ryuet al., A 9.2-GHz digital phase-locked loop with peaking-free transfer function[C], Custom Integrated Circuits Conference (CICC), 2013 IEEE. (2013) pp. 1–4. Google Scholar
A. Liscidini et al. , IEEE J. Solid-State Circuits 49 , 646 ( 2014 ) . Crossref, Web of Science, Google Scholar
G. Marzin et al. , IEEE J. Solid-State Circuits 47 , 2974 ( 2012 ) . Crossref, Web of Science, Google Scholar