Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.

SEARCH GUIDE  Download Search Tip PDF File

  • articleNo Access

    Reliable Synchronous and Asynchronous Counter Design in QCA

    Due to rapid growth in the integrated circuit (IC) industry, the demand for compact digital system design is high. However, the continued technology reductions made the feasibility of further scaling down transistor size more challenging. In response to the growing demand for ultra-compact IC designs, the revolutionary quantum-dot cellular automata (QCA) technology has emerged as a promising solution. In a digital era, the counters are widely adopted in the peer-to-peer process flow to establish a mechanism for generating unique values for each identifier/number. In this work, a unique synchronous and asynchronous counters architecture is proposed with a reliable D and T flip-flop design. The proposed QCA architecture is implemented and validated with the QCA designer tool. Furthermore, in QCA technology, unreliable QCA designs can lead to frequent errors and malfunctions in the implemented logic. To overcome this challenge, the proposed design prioritizes cell placement (the relative positions of QCA cells) to make the circuit more robust. As a result, the circuit can still produce the expected functionality even if some QCA cells malfunction. Hence, to ensure the reliability of the proposed QCA architecture, the missing cell defect analysis is carried out in comparison with existing state-of-the-art designs. Based on comparison results, the unique designs like the proposed multiplexer, D flip-flop and T flip-flop design exhibit success rates of 67.28, 77.04 and 85.15%, respectively. The experimental results demonstrate that the proposed counter-architecture outperforms existing architectures.

  • articleNo Access

    Multistate molecular information storage using S-acetylthio-derivatized dyads of triple-decker sandwich coordination compounds

    An approach toward molecular information storage employs redox-active molecules attached to an electroactive surface. The chief advantages of such molecular capacitors include higher charge density and more versatile synthetic design than is afforded by typical semiconductor charge-storage materials. An architecture containing two triple-decker sandwich coordination complexes and an S-acetylthiomethyl-terminated tether has been designed for multibit storage. Each triple decker is composed of two phthalocyanines, one porphyrin, and two europium atoms. The oxidation potentials of each triple decker are tuned through the use of different substituents on the phthalocyanines (t-butyl, methyl, H) and porphyrins (pentyl, p-tolyl). Interleaving of the four cationic oxidation states of each triple decker potentially affords eight distinct oxidation states. Two dyads were examined in solution and in self-assembled monolayers (SAMs) on a Au surface. One dyad exhibited eight distinct states in solution and in the SAM, thus constituting a molecular octal counter. The potentials ranged from −0.1-+1.3 V in solution and +0.1-+1.6 V in the SAM. Taken together, this approach provides a viable means of achieving multibit information storage at relatively low potential.

  • chapterNo Access

    The design and simulation of arbitrary system counter based on Proteus

    This paper presents the design scheme of arbitrary system counter by the integrated counter chip, and gives the simulated results based on Proteus.