No Access

MOS CURRENT MODE LOGIC CIRCUITS: DESIGN CONSIDERATION IN HIGH-SPEED LOW-POWER APPLICATIONS AND ITS FUTURE TREND, A TUTORIAL

YUYU LIU

Department of Electronic Engineering, Tsinghua University, Beijing 100084, China

Search for more papers by this author

JINGUO QUAN

Tsinghua Shenzhen Graduate School, Xili Lake, Shenzhen 518000, China

Search for more papers by this author

HUAZHONG YANG

Department of Electronic Engineering, Tsinghua University, Beijing 100084, China

Search for more papers by this author

, and

HUI WANG

Department of Electronic Engineering, Tsinghua University, Beijing 100084, China

Search for more papers by this author

https://doi.org/10.1142/S0129156405003351Cited by:2 (Source: Crossref)

Abstract

In this paper, a logic style that is becoming increasingly popular is presented, which is called MOS Current Mode Logic (MCML). MCML is a novel and useful logic style for high-speed, low-power and mixed-signal applications. Its high-speed switching, low supply voltage and reduced output voltage swing contribute to its high performance, low power dissipation, and low noise features. MCML circuits are compared to several other logic styles, such as conventional static CMOS, dynamic logic, and traditional emitter coupled logic (ECL) in terms of power, delay and common mode noise immunity. MCML circuits seem to be very promising in high-speed, low-power and mixed-signal digital circuit applications, such as portable electronic devices, gigahertz microprocessors, and optical transceivers.

Keywords:

Remember to check out the Most Cited Articles!
Check out these Notable Titles in Antennas

References

J. Musicer and J. Rabaey, MOS Current Mode Logic for Low Power, Low Noise CORDIC Computations in Mixed-Signal Environments, Proc. Int. Symp. Low-Power Electronics and design (2000) pp. 102–107. Google Scholar
Jason Musicer, "An analysis of MOS current mode logic for low power and high performance digital logic", M.Sc thesis, University of California at Berkeley, 2000 . Google Scholar
A. Tanabeet al., IEEE J. Solid-State Circuits 36, 988 (2001). Crossref, Web of Science, Google Scholar
M. Yamashina and H. Yamada, IEICE Trans. Electron. E75-C, 1181 (1992). Google Scholar
M. Anis, M. Allam and M. Elmasry, IEEE Transaction on Circuits and Systems 49, 577 (2002). Web of Science, Google Scholar
H. Knappet al., 25GHz static frequency divider and 25Gb/s multiplexer in 0.12um CMOS, ISSCC'02 Digest of Technical Papers (2002) pp. 302–303. Google Scholar
A. Rylyakovet al., A 30Gb/s 1:4 demultiplexer in 0.12um CMOS, ISSCC'03 Digest of Technical Papers (2003) pp. 176–486. Google Scholar
Remco C. H. van de Beeket al., A 2.5 to 10GHz clock multiplier unit with 0.22ps RMS jitter in a 0.18um CMOS technology, ISSCC'03 Digest of Technical Papers (2003) pp. 178–486. Google Scholar
Mohamed W. Allam and Mohamed I. Elmasry, IEEE J. Solid-State Circuits 36, 550 (2001). Crossref, Web of Science, Google Scholar
M. Yamashinaet al., A low-supply voltage GHz MOS integrated circuit for mobile computing systems, IEEE Symp. Low Power Electronics Digest of Technical Papers (1994) pp. 80–81. Google Scholar
M. Mizunoet al., IEEE J. Solid-State Circuits 31, 784 (1996). Crossref, Web of Science, Google Scholar
Mohab H. Anis and Mohamed I. Elmasry, Self-timed current mode logic for digital applications, IEEE International Symposium on Circuits and Systems (2002) pp. V-113–V-116. Google Scholar
Ayman H. Ismail and Mohamed I. Elmasry, A low power design approach for MOS current mode logic, Proc. IEEE International SOC conference (2003) pp. 143–146. Google Scholar
J. Caoet al., IEEE J. Solid-State Circuits 37, 1768 (2002). Crossref, Web of Science, Google Scholar
Jan Rabaey , Digital Integrated Circuits: A Design Perspective ( Prentice Hall , 1996 ) . Google Scholar
M. Alioto and G. Palumbo, IEEE Transaction on Circuits and Systems 47, 452 (2000). Web of Science, Google Scholar
M. Alioto and G. Palumbo, Design of CML gate with the best propagation delay, IEEE International Conference on Electronics, Circuits and Systems (1998) pp. 287–290. Google Scholar
Payam Heydari, Design and Analysis of Low-Voltage Current-Mode Logic Buffers, Proc. Fourth International Symposium on Quality Electronic Design (2003) pp. 293–298. Google Scholar
Payam Heydari and Ravi Mohavaelu, Design of ultra high-speed CMOS CML buffers and latches, Proc. the 2003 International Symposium on Circuits and Systems (2003) pp. II-208–II-211. Google Scholar
Massimo Alioto and Gaetano Palumbo, IEEE Transaction on Circuits and Systems 46, 1330 (1999). Crossref, Web of Science, Google Scholar
Navid Foroudiet al., Low-voltage low-power topology for high-speed applications, Proc. the 2001 Bipolar/BiCMOS Circuits and Technology Meeting (2001) pp. 135–138. Google Scholar
Guzinski and Pawlowski, Electronics Letters 34, 1285 (1998). Crossref, Web of Science, Google Scholar