No Access

SYSTEM DESIGN CONSIDERATIONS OF HIGHLY-INTEGRATED ΣΔ FRACTIONAL-N FREQUENCY SYNTHESIZER

SHUILONG HUANG

Department of Electronics Engineering, Tsinghua University, Haidian District, Beijing, 100084, P. R. China

Search for more papers by this author

and

ZHIHUA WANG

Department of Electronics Engineering, Tsinghua University, Haidian District, Beijing, 100084, P. R. China

Search for more papers by this author

https://doi.org/10.1142/S0218126608004216Cited by:0 (Source: Crossref)

Abstract

Modern wireless communication poses the requirements of fast settling time, small channel width, and low phase noise to frequency synthesizer. ΣΔ fractional-N frequency synthesizer is widely adopted due to its excellent characteristics in these aspects. This paper presents a number of system issues and design considerations/tradeoffs which are involved in the design of such a frequency synthesizer from the system point of view. These considerations include selection of loop parameters, choice of key building blocks, and critical system performance issues like spurious tones, quantization noise, in-band phase noise, out-of-band phase noise, and frequency accuracy/resolution. Finally, the future possibilities are briefly analyzed.

Keywords:

References

N. J. R. King, Phase locked loop variable frequency generator, U.S. Patent US 4 204 174, May 1980 . Google Scholar
H. Huhet al., IEEE J. Solid-State Circuits 40, 2228 (2005). Web of Science, Google Scholar
W. Rhee, B. Sup-Song and A. A. Ali, IEEE J. Solid-State Circuits 37, 1453 (2000). Crossref, Web of Science, Google Scholar
B. De Muer and M. S. J. Steyaert, IEEE J. Solid-State Circuits 37, 835 (2002), DOI: 10.1109/JSSC.2002.1015680. Crossref, Web of Science, Google Scholar
H. R. Rategh, H. Samavati and T. H. Lee, IEEE J. Solid-State Circuits 35, 765 (2000), DOI: 10.1109/4.841507. Crossref, Web of Science, Google Scholar
C. S. Vaucher, IEEE J. Solid-State Circuits 35, 490 (2000), DOI: 10.1109/4.839909. Crossref, Web of Science, Google Scholar
E. Hegazi and A. Abidi, IEEE J. Solid-State Circuits 38, 782 (2003), DOI: 10.1109/JSSC.2003.810052. Crossref, Web of Science, Google Scholar
R. B. Staszewskiet al., IEEE J. Solid-State Circuits 40, 2469 (2005), DOI: 10.1109/JSSC.2005.857417. Crossref, Web of Science, Google Scholar
R. E. Best , Phase-Locked Loops , 2nd edn. ( McGraw-Hill , New York , 1993 ) . Google Scholar
H. Kondohet al., IEICE Trans. Electron E78-C, 381 (1995). Google Scholar
H. O. Johansson, IEEE J. Solid-State Circuits 33, 295 (1998), DOI: 10.1109/4.658634. Crossref, Web of Science, Google Scholar
M. Mizunoet al., IEICE Trans. Electron. E80-C, 1560 (1997). Google Scholar
W. H. Lee, J. D. Cho and S. D. Lee, A high speed lower power phase-frequency detector and charge-pump, Design Automation Conf. Proc. ASP-DAC'99. Asia and South Pacific (1999) pp. 269–272. Google Scholar
V. Kaenelet al., A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation, IEEE Int. Solid-State Circuits Conf. (1996) pp. 132–133. Google Scholar
M. Johnson and E. Hudson, IEEE J. Solid-State Circuits 23, 1218 (1988), DOI: 10.1109/4.5947. Crossref, Web of Science, Google Scholar
W. Rhee, Design of high-performance CMOS charge pumps in phase-locked loops, IEEE Int. Symp. Circuits and Systems (1999) pp. 545–548. Google Scholar
H. Knappet al., IEEE J. Solid-State Circuits 36, 1420 (2001), DOI: 10.1109/4.944671. Crossref, Web of Science, Google Scholar
J. Craninckx and M. Steyaert, IEEE J. Solid-State Circuits 31, 890 (1996), DOI: 10.1109/4.508200. Crossref, Web of Science, Google Scholar
K. Shu, E. Sanchez-Sinencio and J. Silva-Martinez, IEEE J. Solid-State Circuits 38, 866 (2003). Web of Science, Google Scholar
H. Rategh, H. Samavati and T. Lee, IEEE J. Solid-State Circuits 35, 780 (2000), DOI: 10.1109/4.841507. Crossref, Web of Science, Google Scholar
B. Miller and R. Conley, IEEE Trans. Instrum. Meas. 40, 578 (1991), DOI: 10.1109/19.87022. Crossref, Web of Science, Google Scholar
T. A. Riley, M. Copeland and T. Kwasniewski, IEEE J. Solid-State Circuits 28, 553 (1993), DOI: 10.1109/4.229400. Crossref, Web of Science, Google Scholar
E. Hegazi, H. Sjoland and A. Abidi, IEEE J. Solid-State Circuits 36, 1921 (2001), DOI: 10.1109/4.972142. Crossref, Web of Science, Google Scholar
B. D. Muer and M. S. J. Steyaert, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 50, 784 (2003). Crossref, Google Scholar
T. A. D. Riley and N. M. Filiol, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 50, 794 (2003), DOI: 10.1109/TCSII.2003.819132. Crossref, Google Scholar
D. Banerjee, PLL performance, simulation and design (2001), http://www.national.com/appinfo/wireless/files/Deansbook_4_01.pdf . Google Scholar