No Access

A LOW-VOLTAGE LOW-POWER 10-BIT 200 MS/S PIPELINED ADC IN 90 NM CMOS

Department of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran

and

Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran

Search for more papers by this author

https://doi.org/10.1142/S021812661000613XCited by:2 (Source: Crossref)

Abstract

This paper presents a low-power 10-bit 200 MS/s pipelined ADC in a 90 nm CMOS technology with 1 V supply voltage. To decrease the power dissipation efficiently, a new architecture using a combination of two power reduction techniques named double-sampling and opamp-sharing has been used to reduce the power consumption significantly, without any degradation in the performance of the ADC. In addition, the stage scaling technique has been applied to the ADC efficiently, and two-stage class A/AB and class A amplifiers and dynamic comparators have been used in sample and hold and sub-ADCs. According to HSPICE simulation results, the 10-bit 200 MSample/s pipeline ADC with a 9.375 MHz, 1-V_P-P,diff input signal in a 90 nm CMOS process achieves a SNDR of 58.5 dB while consuming only 30.9 mW power from a 1 V supply voltage.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

B.-M. Minet al., IEEE J. Solid-State Circuits 38, 2031 (2003). Web of Science, Google Scholar
S. Kawahito, Low-power design of pipelined A/D converters, IEEE Custom Integrated Circuits Conf. (2006) pp. 505–512. Google Scholar
K. Nagarajet al., An 8-bit 50 Msamples/s pipelined A/D converter with an area and power efficient architecture, Proc. IEEE Custom Integrated Circuits Conf. (1995) pp. 289–292. Google Scholar
D. Kuroseet al., IEEE J. Solid-State Circuits 41, 1589 (2006), DOI: 10.1109/JSSC.2006.873888. Crossref, Web of Science, Google Scholar
D. Garrityet al., IEEE J. Solid-State Circuits 43, 1458 (2008), DOI: 10.1109/JSSC.2008.922718. Crossref, Web of Science, Google Scholar
D. W. Cline and P. R. Gray, IEEE J. Solid-State Circuits 31, 294 (1996), DOI: 10.1109/4.494191. Crossref, Web of Science, Google Scholar
D. Garrity and P. Rakers, Switched Capacitor Gain Stage, US Patent #5,574,457, issued 12 November 1996 . Google Scholar
M. Waltari and K. Halonen, Timing-skew insensitive switching for double-sampled circuits, Proc. IEEE Int. Symp. Circuits and Systems (1999) pp. 61–64. Google Scholar
M. Yavari and O. Shoaei, IEE Proc. Circuits Dev. Syst. 151, 573 (2004), DOI: 10.1049/ip-cds:20040414. Crossref, Web of Science, Google Scholar
B. Xia, V. Garcia and E. S. Sinencio, IEEE J. Solid-State Circuits 41, 530 (2006), DOI: 10.1109/JSSC.2005.864131. Crossref, Web of Science, Google Scholar
D. Garrity and P. Rakers, Common-Mode Output Sensing Circuit, US Patent #5,894,284, issued 13 April 1999 . Google Scholar
M. Dessouky and A. Kaiser, IEEE J. Solid-State Circuits 36, 349 (2001), DOI: 10.1109/4.910473. Crossref, Web of Science, Google Scholar
L. Sumanenet al., IEEE Int. Symp. Circuits and Systems 5, 157 (2002). Crossref, Web of Science, Google Scholar
P. M. Figueiredo and J. C. Vital, Low kickback noise techniques for CMOS Latch comparators, Proc. Int. Symp. Circuits and Systems1 (2004) pp. 537–540. Google Scholar
J. Shen and P. Kinget, IEEE J. Solid-State Circuits 43, 787 (2008), DOI: 10.1109/JSSC.2008.917470. Crossref, Web of Science, Google Scholar
W.-H. Tu and T.-H. Kang, A 1.2 V 30 mW 8b 800 MS/s time-interleaved ADC in 65 nm CMOS, Symp. VLSI Circuits Dig. Tech. Papers (2008), pp. 72–73 . Google Scholar
M. Yavari, IEICE Trans. Electron. E 88-C, 1161 (2005). Google Scholar