No Access

An Improved Comparator Based on Current Reuse and a New Frequency Compensation Technique used in an OTA for Pipeline ADCs

https://orcid.org/0000-0002-4665-1920

Faculty of Electrical and Computer Science, University of Sciences and Technology Houari Boumediene, B.P.32 bab Ezzouar, Algiers, 16111, Algeria

E-mail Address: mguermaz@usthb.dz

Corresponding author.

Search for more papers by this author

T. B. Berbar

Faculty of Electrical and Computer Science, University of Sciences and Technology Houari Boumediene, B.P.32 bab Ezzouar, Algiers, 16111, Algeria

E-mail Address: bberbar@usthb.dz

Search for more papers by this author

B. Lehouidj

Faculty of Electrical and Computer Science, University of Sciences and Technology Houari Boumediene, B.P.32 bab Ezzouar, Algiers, 16111, Algeria

Search for more papers by this author

M. T. Belaroussi

Center for Development of Advanced Technologies, CDTA, Cité 20 Août 1956, Baba Hassen, Algiers, 16081, Algeria

Search for more papers by this author

, and

L. Bouzerara

Wireline Engineering Department, Bell Canada, 600 Jean-Talon E., Montreal, Quebec, Canada

Search for more papers by this author

https://doi.org/10.1142/S0218126621502145Cited by:1 (Source: Crossref)

Abstract

In this paper, a comparator and an operational amplifier considered as essential components, constituting a 10-bit 50-MHz pipeline Analog-to-Digital Converter for Wireless Local Area Network (WLAN) applications, are described and designed. All post-layout and Monte-Carlo simulations, using a 0.35 $μ$ m CMOS AMS process technology with $3.3$ V supply voltage and an input common-mode range of $1.15 - 2.15$ V, are achieved. An improved clocked comparator with a dynamic latch, based on a switched capacitor network, using the current reuse technique for slew rate enhancement and positive feedback for offset voltage compensation, is presented. The operational amplifier, consisting of a fully differential folded cascode operational transconductance amplifier, providing high-gain and good stability, is exhibited. A new frequency compensation technique, based on active resistors, is used to improve amplifier phase-margin. The Monte-Carlo performance results of the designed clocked comparator provide an offset voltage of $32.32$ mV with $2.49$ mV 3 $σ$ deviation, a slew rate of $8.29$ V/ns with $0.45$ V/ns 3 $σ$ deviation, and a propagation delay of $4.16$ ns with $0.15$ ns 3 $σ$ deviation. Monte-Carlo performance results of the designed operational amplifier provide a phase-margin of $63.0 1^{\circ}$ , and a high-gain of $79.22$ dB with $1.9 2^{\circ}$ and $4.86$ dB 3 $σ$ , respectively, by using $1 pF$ load capacitance.

This paper was recommended by Regional Editor Piero Malcovati

Keywords:

References

1. T. Cho and P. R. Gray, A 10b 20Ms/s 35mW pipeline A/D converters, J. Solid-State Circuits 30 (1995) 166–172. Crossref, Web of Science, Google Scholar
2. J. Li and U.-K. Moon, A 1.8V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique, IEEE J. Solid-State Circuits 39 (2004) 1468–1476. Crossref, Web of Science, Google Scholar
3. N. Ghaderi, K. Hadidi and B. Barani, A novel MDAC suitable for a 14b, 120Ms/s ADC, using a new folded cascode op-amp, Int. J. Elect. Electron. Eng. 3 (2014) 121–130. Crossref, Google Scholar
4. Y. Okaniwa, H. Tamura, M. Kibune, D. Yamasaki, T. S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker and T. Kuroda, A 0.11 $μ$ m CMOS clocked comparator for high-speed serial communication, Symposium on VLSI Circuits 2004, Digest of Technical Papers, Honolulu, Hawaii, June 17–19 (2004). Google Scholar
5. C. Zhu, R. Liang, J. Lin, Z. Wang and L. Li, Analysis and design of a large dither injection circuit for improving linearity in pipelined ADCs, IEEE Trans. Very Large Scale Integration Syst. 27 (2019) 2008–2020. Crossref, Web of Science, Google Scholar
6. M. Guermaz, L. Bouzerara, M. Belaroussi, A. Slimane and B. Lehouidj, High speed low-power CMOS comparator dedicated to 10 bit 20 MHz pipeline ADCs for RF WLAN applications, Int. J Electron. 95 (2008) 869–878. Crossref, Web of Science, Google Scholar
7. A. Abo and P. Gray, A 1.5V, 10bit, 14.3MS/s CMOS pipeline analog-to-digital converter, IEEE J. Solid-State Circuits 34 (1999) 599–606. Crossref, Web of Science, Google Scholar
8. X. Tang, L. Shen, B. Kasap, X. Yang, W. Shi, A. Mukherjee, D. Pen and N. Sun, An energy-efficient comparator with dynamic floating inverter amplifier, IEEE J. Solid-State Circuits 55 (2019) 1011–1022. Crossref, Web of Science, Google Scholar
9. S. Kazeminia and S. Mahdavi, Highly-matched sub-ADC cells for pipeline analogue-to-digital converters, Int. J. Electron. 106 (2019) 1785–1813. Crossref, Web of Science, Google Scholar
10. Y. Zhu, C.-H. Chan, S.-W. Sin, U. Seng-Pan, R. P. Martins and F. Maloberti, A 35 fJ 10b 160 MS/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellation, IEEE Asian Solid-State Circuits Conf. (A-SSCC), Jeju, South Korea, November 14–16 (2011). Crossref, Google Scholar
11. P. Prasad Rao, Op-amps for pipeline ADC, Int. J. Res. Appl. 2 (2015) 234–241. Google Scholar
12. N. Mukahar, S. H. Ruslan and W. M. Jubadi, Operational transconductance amplifier design for a 16-bit pipelined ADC, 2nd Engineering Conf. on Sustainable Engineering Infrastructure Development & Management (ENCON 2008), Kuching, Sarawak, Malaysia, December 18–19 (2008). Google Scholar
13. A. Bazrafshan, M. Yavari and S. Moradi, A 10-bit 10 Msample/s pipelined ADC in 0.35 $μ$ m CMOS technology, Int. J. Acad. Res. Appl. Sci. 1 (2012) 49–67. Google Scholar
14. M. Soltani Zanjani, F. Khatib and S. J. Seyyed Mahdavi Chabok, Multistage operational transconductance amplifier frequency compensation technique based on fully differential feedback stage, Int. J. Numer. Model.: Electron. Netw. Devices Fields 33 (2019). Web of Science, Google Scholar
15. Z. Yu, X. Yang and S.-W. Chung, A compact operational amplifier with load-insensitive stability compensation for high-precision transducer interface, Sensors J. 18 (2018) 393. Crossref, Web of Science, Google Scholar
16. M. Zaherfekr and A. Biabanifard, Improved reversed nested miller frequency compensation technique based on current comparator for three-stage amplifiers, Analog Integr. Circuits Signal Process. 98 (2019) 633–642. Crossref, Web of Science, Google Scholar
17. S. Liu, Z. Zhu, L. Wang, J. Liu and Y. Yang, A 1.2-V 2.41-GHz three-stage CMOS OTA with efficient frequency compensation technique, IEEE Trans. Circuits Syst. I: Regular Papers 66 (2018) 20–30. Google Scholar
18. H. Zheng and X. Fan, A preamplifier-latch comparator for high accuracy high speed switched-capacitors pipelined ADC, 9th Int. Symp. on Communication Systems, Networks & Digital Sign (CSNDSP), Manchester, UK, July 23–25 (2014). Crossref, Google Scholar
19. A. Khorami and M. Sharifkhani, A low-power technique for high-resolution dynamic comparators, Int. J. Circuit Theory Appl. 46 (2018) 1777–1795. Crossref, Web of Science, Google Scholar
20. A. Khorami, R. Saeidi, M. Sachdev and M. Sharifkhani, A low-power dynamic comparator for low-offset applications, Integr. VLSI J. 69 (2019) 23–30. Crossref, Web of Science, Google Scholar
21. S. Babayan-Mashhadi, M. Daliri and R. Lotfi, Analysis of power in dynamic comparators, 2013 21st Iranian Conf. on Electrical Engineering (ICEE), Mashhad, Iran, May 14–16 (2013). Crossref, Google Scholar
22. T. Kumar, S. Kar and D. Boolchandani, A wide linear range CMOS OTA and its application in continuous time filters, Analog Integr. Circuits Signal Process. 103 (2020) 283–290. Crossref, Web of Science, Google Scholar
23. T. Kumar, A. Panda, G. Sharma, A. Johar, S. Kar and D. Boolchandani, Taguchi DoE and ANOVA: A systematic perspective for performance optimization of cross-coupled channel length modulation OTA, AEU — Int. J. Electron. Commun. 116 (2020) 153070. Crossref, Web of Science, Google Scholar
24. S. Bano, G. Narejo and U. Shah, Low power fully differential folded cascode OTA with CMFB circuit, J. Multidiscipl. Eng. Sci. Technol. 4 (2017) 7634–7637. Google Scholar
25. R. W. Jasutkar, P. R. Bajaj and A. Y. Deshmukh, Design of 1V, 0.18 $μ$ folded cascode operational amplifier for switch capacitor sigma delta modulator, Int. J. Elect. Electron. Eng. Res. 3 (2013) 223–232. Google Scholar
26. S. Bardsley, C. Dillon, R. Kummaraguntla, C. Lane, A. A. Ali, B. Rigsbee and D. Combs, A 100-db SFDR 80-MSPS 14-bit 0.35 $μ$ m BICMOS pipeline ADC, IEEE J. Solid-State Circuits 41 (2006) 2144–2153. Crossref, Web of Science, Google Scholar
27. Y. Chiu and P. R. Gray, A 14-bit 12MS/s CMOS pipeline ADC with over 100-dB SFDR, IEEE J. Solid-State Circuits 39 (2004) 2139–2151. Crossref, Web of Science, Google Scholar
28. S. Zhong, L. Huang and B. Lin, Design of a low-power, high speed Op-amp for 10bit 300Msps parallel pipeline ADCs, Proc. IEEE, Int. Conf. Integration Technology, Shenzhen, China, March 20–24 (2007). Crossref, Google Scholar
29. A. Dendouga and S. Oussalah, Telescopic Op-Amp optimization for MDAC circuit design, Electronics J. 20 (2016) 55–61. Google Scholar
30. C. J. Solis and G. O. Ducoudray, High resolution low power 0.6 $μ$ m CMOS 40 MHz dynamic latch comparator, Proc. 53rd IEEE Int. Midwest Symp. on Circuits and Systems, Seattle, WA, USA, August 01–04 (2010). Google Scholar
31. R. Inanlou and M. Yavari, A 10-bit 0.5V 100 Ks/s SAR ADC with a new rail-to-rail comparator for energy limited applications, J. Circuits Syst. Comput. 23 (2014) 1450026–1–1450026–18. Link, Web of Science, Google Scholar
32. P. M. Furth, Y.-C. Tsen, B. Lin, V. B. Kulkarni, H. R. Poriyani and K. Thilak, On the design of low-power CMOS comparators with programmable hysteresis, Proc. 53rd IEEE Int. Midwest Symp. on Circuits and Systems, Seattle, WA, USA, August 01–04 (2010). Crossref, Google Scholar
33. H. J. Achigui, C. Fayomi, D. Massicotte and M. Boukadoum, Low-voltage, high-speed cmos analog latched voltage comparator using the “flipped voltage” as input stage, Microelectronics J. 42 (2011) 785–789. Crossref, Web of Science, Google Scholar
34. P. Otfinowski, A 2.5 MS 225 μW 8-bit charge redistribution SAR ADC for multi channel applications, Proc. 17th Int. Conf. on Mixed Design of Integrated Circuits and Systems, Wrocaw, Poland, June 24–26 (2010). Google Scholar
35. V. Saumya, G. Anu and M. Alok, An operational amplifier with recycling folded cascode topology and adaptive biasing, Int. J. VLSI Des. Commun. Syst. 5 (2014) 33–46. Crossref, Google Scholar
36. M. Akbari and O. Hashemipour, Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction, Analog Integr. Circuits Signal Process. 83 (2015) 343–352. Crossref, Web of Science, Google Scholar
37. G. Yosefi, An enhanced fast-settling recycling folded cascode Op-Amp with improved DC gain in 90 nm CMOS process, Analog Integr. Circuits Signal Process. 98 (2018). Web of Science, Google Scholar
38. G. Yosefi, A special technique for recycling folded cascode OTA to improve DC gain, bandwidth, CMRR and PSRR in 90 nm CMOS process, Ain Shams Eng. J. 11 (2020) 329–342. Crossref, Web of Science, Google Scholar
39. H. Veldandi and R. Shaik, Low-voltage PVT-insensitive bulk-driven OTA with enhanced DC gain in 65-nm CMOS process, Int. J. VLSI Des. Commun. Syst. 90 (2018) 88–96. Google Scholar