Research PaperNo Access

A Fully Integrated Mixed-Mode LDO Regulator with Fast Transient Response Performance

Khaldoon Abugharbieh

https://orcid.org/0000-0002-7474-8877

Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan

E-mail Address: k.abugharbieh@psut.edu.jo

Corresponding author.

Search for more papers by this author

Basel Yaseen

Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan

Search for more papers by this author

Abdullah Deeb

Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan

Search for more papers by this author

Hani Ahmad

Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan

Search for more papers by this author

, and

Ayman Jeit

Department of Electrical Engineering, Princess Sumaya University for Technology, Amman, Jordan

Search for more papers by this author

https://doi.org/10.1142/S0218126622503005Cited by:0 (Source: Crossref)

Abstract

This work presents a fully integrated mixed-mode low-dropout voltage regulator that achieves a fast transient response by utilizing two feedback mechanisms. The first feedback mechanism is the conventional analog regulation that includes an operational amplifier. The second feedback mechanism is based on digitizing any fast change in the output voltage using multiple comparators and subsequently enabling either an NMOS-based or a PMOS-based current DAC. The DAC provides current in opposite polarity to the sharp transient change in load current. As a result, addressing sharp changes in load current is not limited by the gain–bandwidth product of the error amplifier. The LDO was implemented using 180-nm CMOS technology devices. It uses a supply voltage input range of 1.6–2V and produces an output voltage of 1.2V. In simulations, the LDO regulator achieves 143- $μ$ A quiescent current, $-$ 56-dB PSRR @ 1-kHz noise frequency and an output voltage drop of around 200mV for a load current step of 100mA. The LDO can provide a maximum load current of 200mA.

This paper was recommended by Regional Editor Emre Salman.

Keywords:

References

1. Y. Kim and S. Lee , A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier, IEEE Trans. Circuits Syst. II 60 (2013) 326–330. Crossref, Google Scholar
2. S. S. Chong and P. K. Chan , A sub-1 V transient-enhanced output-capacitorless LDO regulator with push–pull composite power transistor, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22 (2014) 2297–2306. Crossref, Web of Science, Google Scholar
3. V. Shirmohammadli, A. Saberkari, H. Martinez-Garcia and E. Alarcon-Cot , Low power output-capacitorless class-AB CMOS LDO regulator, Proc. 2017 IEEE Int. Symp. Circuits and Systems (ISCAS) (2017), pp. 1–4. Crossref, Google Scholar
4. M. Gupta and R. K. Sharma , Design of output capacitorless low dropout regulator with fast transition response, Proc. 2018 Second Int. Conf. Intelligent Computing and Control Systems (ICICCS) (2018), pp. 995–998. Crossref, Google Scholar
5. V. Shirmohammadli, A. Saberkari, H. Martinez-Garcia and E. Alarcon-Cot , Enhancing the performance of output-capacitorless LDO regulators by pass-transistor segmentation, Proc. 2016 IEEE Int. Symp. Circuits and Systems (ISCAS) (2016), pp. 490–493. Crossref, Google Scholar
6. G. Blakiewicz , Output-capacitorless low-dropout regulator using a cascoded flipped voltage follower, IET Circuits Devices Syst. 5 (2011) 418–423. Crossref, Web of Science, Google Scholar
7. C.-C. Lim, N.-S. Lai, G.-H. Tan and H. Ramiah , A low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications, Microelectron. J. 46 (2015) 740–749. Crossref, Web of Science, Google Scholar
8. Y.-H. Lam and W.-H. Ki , A 0.9V 0.35 $μ$ m adaptively biased CMOS LDO regulator with fast transient response, Proc. 2008 IEEE Int. Solid-State Circuits Conf. (ISSCC) (2008), pp. 442–444. Google Scholar
9. Y. Lu, W.-H. Ki and C. P. Yue , A 0.65ns-response-time 3.01ps FOM fully-integrated low-dropout regulator with full-spectrum power-supply rejection for wideband communication systems, Proc. 2014 IEEE Int. Solid-State Circuits Conf. (ISSCC) (2014), pp. 306–308. Crossref, Google Scholar
10. C. K. Chava and J. Silva-Martinez , A frequency compensation scheme for LDO voltage regulators, IEEE Trans. Circuits Syst. I, Regul. Pap.51 (2004) 1041–1050. Crossref, Web of Science, Google Scholar
11. M. Al-Shyoukh, H. Lee and R. Perez , A transient-enhanced low quiescent current low-dropout regulator with buffer impedance attenuation, IEEE J. Solid-State Circuits 42 (2007) 1732–1742. Crossref, Web of Science, Google Scholar
12. J. Guo and K. N. Leung , A 6- $μ$ W chip-area-efficient output capacitorless LDO in 90-nm CMOS technology, IEEE J. Solid-State Circuits 45 (2010) 1896–1905. Crossref, Web of Science, Google Scholar
13. Y. Chan and Y. Ho , Design of a near-threshold digital LDO with fast transient response, Proc. 2014 Int. SoC Design Conf. (ISOCC) (2014), pp. 136–137. Crossref, Google Scholar
14. J. Tang, C. Zhan, G. Wang and Y. Liu , A 0.7V fully-on-chip pseudo-digital LDO regulator with 6.3 $μ$ A quiescent current and 100mV dropout voltage in 0.18- $μ$ m CMOS, Proc. ESSCIRC 2018: IEEE 44th European Solid-State Circuits Conf. (ESSCIRC) (2018), pp. 206–209. Crossref, Google Scholar
15. M. Huang, Y. Lu, U. Seng-Pan and R. P. Martins , A digital LDO with transient enhancement and limit cycle oscillation reduction, Proc. 2016 IEEE Asia Pacific Conf. Circuits and Systems (APCCAS) (2016), pp. 25–28. Crossref, Google Scholar
16. K.-C. Woo, T.-W. Kim, S.-K. Hwang, M.-J. Kim and B.-D. Yang , A fast-transient digital LDO using a double edge-triggered comparator with a completion signal, Proc. 2018 Int. Conf. Electronics, Information, and Communication (ICEIC) (2018), pp. 1–4. Crossref, Google Scholar
17. N. Tang et al., Analog-assisted digital capacitorless low-dropout regulator supporting wide load range, IEEE Trans. Ind. Electron. 66 (2019) 1799–1808. Crossref, Web of Science, Google Scholar
18. T.-J. Oh and I.-C. Hwang , A 110-nm CMOS 0.7-V input transient-enhanced digital low-dropout regulator with 99.98% current efficiency at 80-mA load, IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23 (2015) 1281–1286. Crossref, Web of Science, Google Scholar
19. M. Huang, Y. Lu, S.-W. Sin, U. Seng-Pan and R. P. Martins , A fully integrated digital LDO with coarse–fine-tuning and burst-mode operation, IEEE Trans. Circuits Syst. II 63 (2016) 683–687. Crossref, Google Scholar
20. K.-S. Yoon, H.-S. Kim, W. Qu, Y.-S. Yuk and G.-H. Cho , Fully integrated digitally assisted low-dropout regulator for a NAND flash memory system, IEEE Trans. Power Electron. 33 (2017) 388–406. Crossref, Web of Science, Google Scholar
21. Y. Li, X. Zhang, Z. Zhang and Y. Lian , A 0.45-to-1.2-V fully digital low-dropout voltage regulator with fast-transient controller for near/subthreshold circuits, IEEE Trans. Power Electron. 31 (2016) 6341–6350. Crossref, Web of Science, Google Scholar
22. H. Li, C. Zhan and N. Zhang , A fully on-chip digitally assisted LDO regulator with improved regulation and transient responses, IEEE Trans. Circuits Syst. I 65 (2018) 4027–4034. Crossref, Google Scholar
23. Y.-J. Lee et al., A 200-mA digital low drop-out regulator with coarse-fine dual loop in mobile application processor, IEEE J. Solid-State Circuits 52 (2017) 64–76. Crossref, Web of Science, Google Scholar
24. K. Abugharbieh, B. Yaseen and A. Deeb , A fully integrated 1.2V LDO regulator, Proc. 32nd Int. Conf. Microelectronics (2020), pp. 1–4. Crossref, Google Scholar
25. S. Nanda, A. S. Panda and G. L. K. Moganti , A novel design of a high speed hysteresis-based comparator in 90-nm CMOS technology, Proc. 2015 Int. Conf. Information Processing (ICIP) (2015), pp. 388–391. Crossref, Google Scholar
26. Y. Lu, F. Yang, F. Chen and P. K. T. Mok , A 500mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65nm CMOS, Proc. 2018 IEEE Int. Solid-State Circuits Conf. (ISSCC) (2018), pp. 310–312. Crossref, Google Scholar
27. D. Zhou, J. Jiang, Q. Liu, E. G. Soenen, M. Kinyua and J. Silva-Martinez , A 245-mA digitally assisted dual-loop low-dropout regulator, IEEE J. Solid-State Circuits 55 (2020) 2140–2150. Crossref, Web of Science, Google Scholar
28. Z. Ding, X. Xu, H. Song, W. Rhee and Z. Wang , Flash ADC-based digital LDO with non-linear decoder and exponential-ratio array, Electron. Lett. 55 (2019) 585–587. Crossref, Web of Science, Google Scholar
29. F. Abdi, Y. Bastan and P. Amiri , Dynamic current-boosting based FVF for output-capacitor-less LDO regulator, Analog Integr. Circuits Signal Process. 101 (2019) 555–564. Crossref, Web of Science, Google Scholar
30. Y. Zeng, Y. Li, X. Zhang and H. Tan , A push-pulled FVF based output-capacitorless LDO with adaptive power transistors, Microelectron. J. 64 (2017) 69–77. Crossref, Web of Science, Google Scholar