Research PapersNo Access

A Programmable IEEE 1500-Compliant Wrapper for Testing of Word-Oriented Memory Cores

Reza Nourmandi-Pour

Reza Nourmandi-Pour

Department of Computer Engineering, Sirjan Branch, Islamic Azad University, Sirjan, Iran

E-mail Address: noormandi_r@iausirjan.ac.ir

Corresponding author.

Search for more papers by this author

https://doi.org/10.1142/S0218126618501347Cited by:1 (Source: Crossref)

Abstract

In today’s embedded technology, memories are the universal components. With the onset of the deep-submicron VLSI technology, the density and capacity of the memory are growing. However, providing a cost-effective test solution for these on-chip memories is becoming a challenging task. As memory and other processing cores have been embedded deeply in system chips, the IEEE std 1500 has been suggested to facilitate the test of these core types. Whereas up to now this standard has not presented a definite solution for testing of memory cores, in this paper, we proposed a programmable IEEE 1500-compliant wrapper for applying several Mach algorithms on word-oriented memory cores to reach the desired fault coverage. The proposed wrapper is without finite-state-machine controller, and as a result, the complexity of wrapper circuitry is low and hardware redundancy is acceptable as well.

This paper was recommended by Regional Editor Tongquan Wei.

Keywords:

References

1. A. J. van de Goor, G. N. Gaydadjiev, V. N. Yarmolik and V. G. Mikitjuk , March LR: A test for realistic linked faults, Proc. 14th VLSI Test Symp. (1996), pp. 272–280. Google Scholar
2. A. J. Van de Goor and I. B. S. Tlili , March test for word-oriented memories, Proc. Design Automation and Test in Europe (1998), pp. 501–509. Google Scholar
3. N. Q. M. Noor, A. Saparon and Y. Yusof , An overview of microcode-based and FSM-based programmable memory built-in self-test (MBIST) controller for coupling fault detection, Proc. IE1EE Symp. Ind. Electron. Appl. (2009), pp. 469–472. Google Scholar
4. P. Tsai, S. Wang and F. Chang , FSM-based programmable memory BIST with macro command, Proc. 2005 IEEE Int. Worksh. Memory Technology, Design, and Testing (MTDT’05) (2005), pp. 72–77. Google Scholar
5. M. Songhorzadeh and R. N. Asli , A low area overhead IEEE-1500-Compliant Wrapper for embedded memories, Int. J. Comp. Theory Eng. 4 (2012) 944–948. Crossref, Google Scholar
6. R. Nourmandi-Pour, N. Mousavian and A. Khadem-Zadeh , BIST for network on chip communication infrastructure based on combination of extended IEEE 1149.1 and IEEE 1500 standards, Else. J. Microelectron. 42 (2011) 667–680. Crossref, Web of Science, Google Scholar
7. C. Cheng, C. T. Huang and J. R. Huang , BRAINS: A BIST compiler for embedded memories, Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (2000), pp. 299–307. Google Scholar
8. K. Yamasaki et al., External memory BIST for system-in-package, Proc. Int. Test Conf. (2005), pp. 1145–1154. Google Scholar
9. J. Timothy, D. Niggemeyer and E. M. Rudnick , Diagnostic testing of embedded memories using BIST, Design, Automation and Test in Europe (2000), pp. 305–309. Google Scholar
10. Z. W. Chen, J. H. Su and Y. R. Wang , An effective test algorithm and diagnostic implementation for embedded static random access memories, J. Circ. Syst. Comp. 20 (2011) 1389–1402. Link, Web of Science, Google Scholar
11. P. Tsai, S. J. Wang and F. M. Chang , FSM-based programmable memory BIST with macro command, Proc. 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT’05) (2005), pp. 72–77. Google Scholar
12. P. Tsai, S. Wang and F. Chang , FSM-based programmable memory BIST with macro command, Proc. 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT’05) (2005), pp. 72–77. Google Scholar
13. K. Zarrineh and S. J. Upadhyaya , On programmable memory BIST architecture, Design, Automation and Test in Europe Conference and Exhibition 1999, Proc. (1999), pp. 708–713. Google Scholar
14. A. Ivaniuk, Optimal memory tests coding for programmable BIST architecture, R&I, No. 4 (2008) 32–37. Google Scholar
15. K. Park, J. Lee and S. Kang , An area efficient programmable built-in self-test for embedded memories using an extended address counter, SoC Design Conf. (ISOCC) (2010), pp. 59–62. Google Scholar
16. N. Namdev, R. Jain and A. Kumar , Low area FSM based programmable BIST, Int. J. Comp. Technol. Electron. Eng. 1 (2011) 174–177. Google Scholar
17. Y. Park, H. S. Kim, I. Choi and S. Kang , A flexible programmable memory BIST for embedded single-port memory and dual-port memory, ETRI J. 35 (2013) 808–818. Crossref, Web of Science, Google Scholar
18. A. van de Goor, C. Jung, S. Hamdioui and G. N. Gaydadjiev , Low-cost, customized and flexible SRAM MBIST engine, 13th Int. Symp. (2010), pp. 382–387. Google Scholar
19. M. Nilanjan, P. Arthur, R. Janusz and T. Jerzy , High volume diagnosis in memory BIST based on compressed failure data, IEEE Comp.-Aided Des. Integr. Circ. Syst. 29 (2010) 441–453. Crossref, Web of Science, Google Scholar
20. IEEE Standard Testability Method for Embedded Core-based Integrated Circuits- IEEE Std 1500^TM–2005 (IEEE Computer Society, New York, 2005). Google Scholar
21. C. Robert , A modular wrapper enabling high speed BIST and repair for small wide memories, Test Conf. 2004. Proc. ITC (2004), pp. 997–1005. Google Scholar
22. B. V. Dostie, A. Silburt and V. K. Agarwal , A serial interfacing technique for external and built-in self-testing of embedded memories, IEEE Des. Test Comp. 7 (1990) 56–64. Google Scholar
23. W. B. Jone, D. C. Huang, S. C. Wu and K. J. Lee , An efficient BIST method for small buffers, Proc. IEEE VLSI Test Symp. (VTS) (1999), pp. 246–251. Google Scholar
24. D. C. Huang and W. B. Jone , A parallel built-in self-diagnosis method for embedded memory arrays, IEEE Trans. Comp.-Aided Des. Integr. Circ. Syst. 21 (2002) 449–465. Crossref, Web of Science, Google Scholar
25. G. Squillero and M. Rebaudengo , Test Techniques for Systems-on-a-Chip (Politecnico di Torino, 2005). Google Scholar
26. M. Songhorzadeh and R. N. Asli , Embedded Memory Wrapper Based on IEEE 1500 Standard, Communication Systems and Information Technology, Springer, LNEE100 (2011), pp. 31–39. Crossref, Google Scholar
27. A. J. Van de Goor and I. B. S. Tlili , A systematic method for modifying March tests for bit-oriented memories into tests for word-oriented memories, IEEE Trans. Comp. 52 (2003) 1320–1331. Crossref, Web of Science, Google Scholar
28. H. El-Rewini and M. Abd-El-Barr , Advance Computer Architecture and Parallel Processing (John Wiley, New Jersey, 2005), p. 26. Google Scholar
29. H. Cheung and S. K. Gupta , A BIST methodology for comprehensive testing of RAM with reduced heat dissipation, Proc. IEEE Int. Test Conf. (1996), pp. 386–395. Google Scholar
30. A. J. van de Goor, G. N. Gaydadjiev, V. N. Yarmolik and V. G. Mikitjuk , March LR: A test for realistic linked faults, Proc. 14th VLSI Test Symp. (1996), pp. 272–280. Google Scholar
31. R. Dean Adams , High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test (Kluwer, New York, Boston, Dordrecht, London, Moscow, 2003). Google Scholar
32. W. Wang, K. Lee and J. Wang , An on-chip March pattern generator for testing embedded memory cores, IEEE Trans. Very Large Scale Integr. Syst. 9 (2001) 730–735. Crossref, Web of Science, Google Scholar