BRIEF REPORTSNo Access

ACCURATE ANALYSIS OF GLOBAL INTERCONNECTS IN NANO-FPGAs

Nanoelectronics Center of Excellence, Faculty of Engineering, School of Electronics and Computer Engineering, University of Tehran, Tehran, Iran

Search for more papers by this author

and

BEHJAT FOROUZANDEH

Nanoelectronics Center of Excellence, Faculty of Engineering, School of Electronics and Computer Engineering, University of Tehran, Tehran, Iran

Search for more papers by this author

https://doi.org/10.1142/S1793292009001629Cited by:2 (Source: Crossref)

Abstract

This paper introduces a new technique for analyzing the behavior of global interconnects in FPGAs, for nanoscale technologies. Using this new enhanced modeling method, new enhanced accurate expressions for calculating the propagation delay of global interconnects in nano-FPGAs have been derived. In order to verify the proposed model, we have performed the delay simulations in 45 nm, 65 nm, 90 nm, and 130 nm technology nodes, with our modeling method and the conventional Pi-model technique. Then, the results obtained from these two methods have been compared with HSPICE simulation results. The obtained results show a better match in the propagation delay computations for global interconnects between our proposed model and HSPICE simulations, with respect to the conventional techniques such as Pi-model. According to the obtained results, the difference between our model and HSPICE simulations in the mentioned technology nodes is (0.29–22.92)%, whereas this difference is (11.13–38.29)% for another model.

Keywords:

References

M. L. Mui, IEEE Trans. Electron Dev. 51, 195 (2004), DOI: 10.1109/TED.2003.820651. Web of Science, Google Scholar
M. Hariyama and S. Ishihara, 51st Midwest Symp. Circuits and Systems (2008) pp. 702–705. Google Scholar
M. Lin and A. El Gammal, IEEE Trans. Comput. Aided Design of Integrated Circuits and Systems 26, 216 (2007), DOI: 10.1109/TCAD.2006.887920. Web of Science, Google Scholar
T. Mohamed, G. A. Jullien and W. Badawy, IEEE Int. Symp. Nanoscale Architecture (NANOARCH 2007) (2007) pp. 117–122. Google Scholar
Y. Ma and M. Lin, Proc. ACM/SIGDA Int. Symp. Circuits and Systems (2007) pp. 565–568. Google Scholar
M. Lin and A. El Gamal, Proc. ACM/SIGDA Int. Symp. FPGAs (2007) pp. 1–10. Google Scholar
V. George, Low energy field-programmable gate array, Ph.D. dissertation, UC Berkeley (2000) . Google Scholar
K. Saraswat, Scaling of interconnections, EE 311 Notes, Stanford University (2006), pp. 1–28 . Google Scholar
R. Chandel and S. Sarkar, Microelectron. Int. 22, 28 (2005), DOI: 10.1108/13565360510610512. Web of Science, Google Scholar
M. Tang and J.-F. Mao , Proc. 19th Int. Conf. VLSI Design ( 2006 ) . Google Scholar
S.-C. Wong and G.-Y. Lee, IEEE Trans. Semiconductor Manufacturing 13, 108 (2000). Web of Science, Google Scholar
J. M. Rabaey and A. Chandrakasan , Digital Integrated Circuits , 2nd edn. ( Prentice-Hall , 2006 ) . Google Scholar
Predictive Technology Model (PTM), Nanoscale Integration and Modeling (NIMO) Group, ASU (2007) . Google Scholar
W. C. Elmore, J. Appl. Phys. 19, 55 (1948), DOI: 10.1063/1.1697872. Web of Science, Google Scholar
International Technology Roadmap for Semiconductors (ITRS) (2001) . Google Scholar
Virtex-II Platform FPGA Handbook, Xilinx Inc., San Jose (2000) . Google Scholar