World Scientific
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at customercare@wspc.com for any enquiries.

A CMOS LNA Partially Degenerated Topology Proposal Using Active Inductors

    https://doi.org/10.1142/S0218126617500785Cited by:2 (Source: Crossref)

    This paper presents the design of a CMOS low-noise amplifier (LNA) with partial inductive degeneration using active inductors in 0.35μm technology. Both, the inductor of the partial degeneration and the load inductor, are actives. The inductors configurations are cascode with feedback resistance and Wu folded compact. The LNA has a gain of 13.2dB and a noise figure of 4.7dB at 1.8GHz. The layout has an active area of 0.17mm2. The results are satisfactory, validating the compact design and demonstrating the technical feasibility of this proposed topology.

    This paper was recommended by Regional Editor Piero Malcovati.