Research PaperNo Access

High Stable and Low Power 10T CNTFET SRAM Cell

Department of Electronics and Communication Engineering, Government College of Engineering, Bargur, Krishnagiri, Tamilnadu, India

E-mail Address: m.elangovan@gcebargur.ac.in

Corresponding author.

Search for more papers by this author

and

K. Gunavathi

Department of Electronics and Communication Engineering, PSG College of Technology, Coimbatore, Tamilnadu, India

E-mail Address: kgunavathi2000@yahoo.com

Search for more papers by this author

https://doi.org/10.1142/S0218126620501583Cited by:13 (Source: Crossref)

Abstract

The ultimate aim of a memory designer is to design a memory cell which could consume low power with high data stability in the deep nanoscale range. The implementation of Very Large-Scale Integration (VLSI) circuits using MOSFETs in nanoscale range faces many issues such as increasing of leakage power and second-order effects that are easily affected by the PVT variation. Hence, it is essential to find the best alternative of MOSFET for deep submicron design. The Carbon Nanotube Field Effect Transistor (CNTFET) can eradicate all the demerits of MOSFET and be the best replacement of MOSFET for nanoscale range design. In this paper, a 10T CNTFET Static Random Access Memory (SRAM) cell is proposed. The power consumption and Static Noise Margin (SNM) are analyzed. The power consumption and stable performance of the proposed 10T CNTFET SRAM cell are compared with that of conventional 10T CNTFET SRAM cell. The power and stability analyses of the proposed 10T and conventional 10T CNTFET SRAM cells are carried out for the CNTFET parameters such as pitch and chiral vector ( $m, n$ ). The power and SNM analyses are carried out for $\pm$ 20% variation of oxide thickness (Hox), different dielectric constant (Kox). The supply voltage varies from 0.9V to 0.6V and temperature varies from 27^∘C to 125^∘C. The simulation results show that the proposed 10T CNTFET SRAM cell consumes lesser power than conventional 10T CNTFET SRAM cell during the write, hold and read modes. The write, hold and read stability of the proposed 10T CNTFET SRAM cell are higher as compared with that of conventional 10T CNTFET SRAM. The conventional and proposed 10T SRAM cells are also implemented using MOSFET. The stability and power performance of proposed 10T SRAM cell is also as good as conventional 10T SRAM for MOSFET implementation. The proposed 10T SRAM cell consumes lesser power and gives higher stability than conventional 10T SRAM cell in both CNTFET and MOSFET implementation. The simulation is carried out using Stanford University 32nm CNTFET model in HSPICE simulation tool.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

1. J. Deng, Device modeling and circuit performance evaluation for nano scale devices: silicon technology beyond 45nm node and carbon nanotube field effect transistors, Ph.D. thesis, Stanford University (2007). Google Scholar
2. P. Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal , Stability analysis of a novel proposed low power 10T SRAM cell for write operation, Fourth Int. Conf. Advanced Computing & Communication Technologies (India, 2014), pp. 112–117. Crossref, Google Scholar
3. S. Gupta, K. Gupta and N. Pandey , Pentavariate V_min analysis of a subthreshold 10T SRAM bit cell with variation tolerant write and divided bit-line read, IEEE Trans. Circuits Syst. I 65(10) (2018) 1–12. Crossref, Google Scholar
4. J. Cai, J. Yuan, L. Chen and Y. Hei , A design of subthreshold sram cell based on RSCE and RNCE’, 11th IEEE Int. Conf. Association for Science and Information on Coffee (China, 2015), pp. 1–4. Crossref, Google Scholar
5. H. Fuketa, R. Harada, M. Hashimoto and T. Onoye , Measurement and analysis of alpha-particle-induced soft errors and multiple-cell upsets in 10T subthreshold SRAM sign in or purchase, IEEE Trans. Device Mater. Reliab. 14 (2013) 463–470. Crossref, Web of Science, Google Scholar
6. S. Hassanzadeh, M. Zamani and K. Hajsadeghi , A 32kb 90nm 10T-cell sub-threshold SRAM with improved read and write SNM, 21st Iranian Conf. Electrical Engineering (ICEE) (Iran, 2013), pp. 1–5. Crossref, Google Scholar
7. F. Moradi, D. T. Wisland, H. Mahmoodi, Y. Berg and T. V. Cao , New SRAM Design Using Body Bias Technique for Ultra Low Power Applications, 11th IEEE Int. Symp. Quality Electronic Design (San Jose, CA, USA, 2010), pp. 468–471. Crossref, Google Scholar
8. C.-H. Lo and S.-Y. Huang , P-P-N based 10T SRAM cell for low-leakage and resilient subthreshold operation, IEEE J. Solid-State Circuits 46 (2011) 695–704. Crossref, Web of Science, Google Scholar
9. A. Islam and M. Hasan , Leakage characterization of 10T SRAM Cell, IEEE Trans. Electron. Devices 59 (2012) 631–638. Crossref, Web of Science, Google Scholar
10. I. J. Chang, J. J. Kim, S. P. Park, K. Roy , 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS, IEEE J. Solid-State Circuits 44 (2009) 650–658. Crossref, Web of Science, Google Scholar
11. M.-F. Chang, Y.-C. Chen and C.-F. Chen , A 0.45-V 300-MHz 10T flowthrough SRAM with expanded write/read stability and speed-area-wise array for sub-0.5-VChips, IEEE Tran. Circuits Syst. II 57 (2010) 980–985. Crossref, Web of Science, Google Scholar
12. T. Saito, H. Okamura, H. Yamamoto and K. Nakamura , A ratio-less 10-transistor cell and static column retention loop structure for fully digital SRAM design, 4th IEEE Int. Memory Workshop (IMW) (Italy, 2012), pp. 1–4. Crossref, Google Scholar
13. G. Prasad, G. Bhargav and S. Datta , Novel low power 10T SRAM cell on 90nm CMOS, IEEE Int. Conf. Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (India, 2016), pp. 1–6. Crossref, Google Scholar
14. V. Rukkumani, M. Saravanakumar and K. Srinivasan , Design and analysis of SRAM cells for power reduction using low power techniques, 10th IEEE Region Int. Conf. (Singapore, 2016), pp. 3058–3062. Crossref, Google Scholar
15. P. Upadhyay, R. Kar, D. Mandal and S. P. Ghoshal , A novel l0T SRAM cell for low power circuits, IEEE Int. Conf. Communication and Signal Processing (India, 2014), pp. 16–20. Google Scholar
16. Y. B. Kim, Q. Tong, K. Choi and Y. Lee , Novel 8-T CNFET SRAM cell design for the future ultra-low power microelectronics, Int. SoC Design Conf. (South Korea, 2016), pp. 243–244. Crossref, Google Scholar
17. N. Yadav, M. Pattanaik and G. K. Sharma , A sensitivity driven 10T SRAM cell to mitigate process variation via selective back-gate biasing, 9th Int. Conf. Industrial and Information Systems (India, 2014), pp. 116–121. Crossref, Google Scholar
18. G. Prasad , Design and statistical analysis of low-power proposed SRAM cell structure, in Analog Integrated Circuits and Signal Processing, Vol. 82 (Springer, 2015), pp. 349–358. Google Scholar
19. P. S. Grace and N. M. Sivamangai , Design of 10T SRAM Cell for High SNM and Low Power, Third Int. Conf. Devices, Circuits and Systems (India, 2016), pp. 281–285. Crossref, Google Scholar
20. S. Gupta, K. Gupta and N. Pandey , Stability analysis of different dual-port SRAM cells in deep submicron region using N-Curve Method, IEEE Int. Conf. Signal Processing and Communication (India, 2016), pp. 1–5. Crossref, Google Scholar
21. N. Kaur, H. Pahuja, N. Gupta, B. Singh and S. Panday , Low power FinFET based 10T SRAM cell, IEEE Second International Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (India, 2016), pp. 1–7. Crossref, Google Scholar
22. V. Kiran and P. N. N. Saxena , Design and analysis of different types SRAM cell topologies, 2nd IEEE Int. Conf. Electronics and Communication Systems (India, 2015), pp. 167–172. Google Scholar
23. M. Limachia, P. Viramgama and R. Thakker , Characterization of a novel 10T low-voltage SRAM cell with high read and write margin for 20nm FinFET technology, 30th IEEE Int. Conf. VLSI Design and 16th Int. Conf. Embedded Systems (India, 2017), pp. 1–5. Crossref, Google Scholar
24. S. Pal, A. Bhattacharya and A. Islam , Comparative study of CMOS- and FinFET-based 10T SRAM cell in subthreshold regime’, IEEE Int. Conf. Advanced Communication Control and Computing Technologies (India, 2014), pp. 507–511. Crossref, Google Scholar