No Access

NOVEL FCS-BASED LAYOUT-FRIENDLY ACCURATE WIDE-BAND LOW-POWER CCII- REALIZATIONS

HASSAN MOSTAFA

Electronics and Communications Engineering Department, Cairo University, Giza, Egypt

The author is currently with the University of Waterloo, Waterloo, Canada.

Search for more papers by this author

HEWIDA MOHAMED

Electronics and Communications Engineering Department, Cairo University, Giza, Egypt

Search for more papers by this author

, and

A. M. SOLIMAN

Electronics and Communications Engineering Department, Cairo University, Giza, Egypt

Search for more papers by this author

https://doi.org/10.1142/S0218126610006566Cited by:1 (Source: Crossref)

Abstract

This paper presents two novel Floating Current Source (FCS)-based CMOS negative second generation current conveyor (CCII-) realizations suitable for very large scale implementation. The proposed realizations provide high voltage and current tracking accuracy, as well as large voltage and current transfer bandwidths. Simulation results show that the first proposed wide-band CCII- bandwidth is about 972 MHz. Targeting low-power dissipation, a second low-power version of the wide-band CCII- is proposed at the expense of lower bandwidth and accuracy. The proposed CCII- realizations are layout-friendly because they can be easily fabricated in a systematic modular layout fashion. In addition, a fair comparison is held between the proposed realizations and the only FCS-based CCII- realizations in the literature to show the strength of the proposed circuits. The proposed two CCII- realizations show excellent immunity to process variations and transistor mismatch. In addition, they are insensitive to the temperature variations. Finally, two common CCII- applications are presented.

FCS accounts for the floating current source and CCII- accounts for the negative second generation current conveyor.

This paper was recommended by Regional Editor Piero Malcovati.

Keywords:

References

A. S. Sedra and K. C. Smith, IEEE Proc. 1368 (1968). Google Scholar
A. S. Sedra and K. C. Smith, IEEE Trans. Circuit Theory 132 (1970), DOI: 10.1109/TCT.1970.1083067. Google Scholar
F. Gohh, G. W. Roberts and A. S. Sedra, IEE Proc. 63 (1990). Google Scholar
H. Mostafa and A. M. Soliman, Novel low-power accurate wide-band CMOS negativesecond-generation-current-conveyor realizations based on floating-current-source building blocks, Proc. IEEE Toronto Int. Conf. Science and Technology for Humanity 2009 (TIC-STH 2009) (2009) pp. 720–725. Google Scholar
W. Surakampontornet al., IEEE Trans. Inst. Measurements 699 (1995). Google Scholar
G. Palmisano and G. Palumbo, Int. J. Circuit Theory and Applications 599 (1995), DOI: 10.1002/cta.4490230605. Google Scholar
S. Liu, H. Tsao and J. Wu, IEE Proc. 210 (1991). Google Scholar
A. M. Ismail and A. M. Soliman, Electronic Letters 2368 (1998), DOI: 10.1049/el:19981680. Web of Science, Google Scholar
U. Yodprasit, Electronic Letters 609 (2000), DOI: 10.1049/el:20000534. Crossref, Web of Science, Google Scholar
T. Laopouloset al., Electronic Letters 2261 (1992), DOI: 10.1049/el:19921454. Google Scholar
H. O. Elwan and A. M. Soliman, IEEE Trans. Circuits Systems I 828 (1997), DOI: 10.1109/81.622987. Web of Science, Google Scholar
A. F. Arbel and L. Goldminz, Analog Integrated Circuits and Signal Processing (1992) pp. 234–255. Google Scholar
A. F. Arbel, Analog Integrated Circuits and Signal Processing (1997) pp. 119–132. Google Scholar
A. F. Arbel, IEEE Trans. Circuits Systems II 599 (2001). Google Scholar
I. A. Awad and A. M. Soliman, IEEE Trans. Circuits Systems II 460 (1999), DOI: 10.1109/82.755417. Web of Science, Google Scholar
M. A. Youssef and A. M. Soliman, Analog Integrated Circuits and Signal Processing (2003) pp. 239–244. Google Scholar
E. Bruun, IEEE Int. Symp. Circuits and Systems 632 (1994). Google Scholar
F. Centurelliet al., IEEE Trans. Circuits Syst. II 54, 745 (2007), DOI: 10.1109/TCSII.2007.900351. Crossref, Google Scholar
S. Pennisi, IEEE Trans. Circuits Syst. II 49, 273 (2002), DOI: 10.1109/TCSII.2002.801463. Crossref, Google Scholar
R. Mita, G. Palumbo and S. Pennisi, IEEE Trans. Circuits Syst. II 50, 187 (2003), DOI: 10.1109/TCSII.2003.809715. Crossref, Google Scholar
H. Mostafa, Novel high performance CMOS analog building blocks suitable for analog signal processing, Master Thesis, Cairo University, Egypt (2005) . Google Scholar
E. A. Sobhy and A. M. Soliman, Int. J. Circuit Theory and Applications (2008). Google Scholar
M. J. M. Pelgrom, H. P. Tuinhout and M. Vertregt, Transistor matching in analog CMOS applications, Int. Electron Devices Meeting (IEDM '98) Technical Digest (1998) pp. 915–918. Google Scholar